ath9k: Finish AIC calibration
Set the appropriate bits in the HW after AIC calibration is done. Signed-off-by: Sujith Manoharan <c_manoha@qca.qualcomm.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
This commit is contained in:
parent
b6ab9ae2ee
commit
716eed4c0d
|
@ -186,15 +186,91 @@ static void ar9003_aic_cal_start(struct ath_hw *ah, u8 min_valid_count)
|
|||
aic->aic_cal_state = AIC_CAL_STATE_STARTED;
|
||||
}
|
||||
|
||||
static void ar9003_aic_cal_done(struct ath_hw *ah)
|
||||
{
|
||||
/* Disable AIC reference signal in BT modem. */
|
||||
REG_WRITE(ah, ATH_AIC_BT_JUPITER_CTRL,
|
||||
(REG_READ(ah, ATH_AIC_BT_JUPITER_CTRL) &
|
||||
~ATH_AIC_BT_AIC_ENABLE));
|
||||
}
|
||||
|
||||
static u8 ar9003_aic_cal_continue(struct ath_hw *ah, bool cal_once)
|
||||
{
|
||||
struct ath_common *common = ath9k_hw_common(ah);
|
||||
struct ath9k_hw_mci *mci_hw = &ah->btcoex_hw.mci;
|
||||
struct ath9k_hw_aic *aic = &ah->btcoex_hw.aic;
|
||||
int i, num_chan;
|
||||
|
||||
num_chan = MS(mci_hw->config, ATH_MCI_CONFIG_AIC_CAL_NUM_CHAN);
|
||||
|
||||
if (!num_chan) {
|
||||
aic->aic_cal_state = AIC_CAL_STATE_ERROR;
|
||||
return aic->aic_cal_state;
|
||||
}
|
||||
|
||||
if (cal_once) {
|
||||
for (i = 0; i < 10000; i++) {
|
||||
if ((REG_READ(ah, AR_PHY_AIC_CTRL_0_B1) &
|
||||
AR_PHY_AIC_CAL_ENABLE) == 0)
|
||||
break;
|
||||
|
||||
udelay(100);
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Use AR_PHY_AIC_CAL_ENABLE bit instead of AR_PHY_AIC_CAL_DONE.
|
||||
* Sometimes CAL_DONE bit is not asserted.
|
||||
*/
|
||||
if ((REG_READ(ah, AR_PHY_AIC_CTRL_0_B1) &
|
||||
AR_PHY_AIC_CAL_ENABLE) != 0) {
|
||||
ath_dbg(common, MCI, "AIC cal is not done after 40ms");
|
||||
goto exit;
|
||||
}
|
||||
|
||||
REG_WRITE(ah, AR_PHY_AIC_SRAM_ADDR_B1,
|
||||
(ATH_AIC_SRAM_CAL_OFFSET | ATH_AIC_SRAM_AUTO_INCREMENT));
|
||||
|
||||
for (i = 0; i < ATH_AIC_MAX_BT_CHANNEL; i++) {
|
||||
u32 value;
|
||||
|
||||
value = REG_READ(ah, AR_PHY_AIC_SRAM_DATA_B1);
|
||||
|
||||
if (value & 0x01) {
|
||||
if (aic->aic_sram[i] == 0)
|
||||
aic->aic_caled_chan++;
|
||||
|
||||
aic->aic_sram[i] = value;
|
||||
|
||||
if (!cal_once)
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
if ((aic->aic_caled_chan >= num_chan) || cal_once) {
|
||||
ar9003_aic_cal_done(ah);
|
||||
} else {
|
||||
/* Start calibration */
|
||||
REG_CLR_BIT(ah, AR_PHY_AIC_CTRL_0_B1, AR_PHY_AIC_CAL_ENABLE);
|
||||
REG_SET_BIT(ah, AR_PHY_AIC_CTRL_0_B1,
|
||||
AR_PHY_AIC_CAL_CH_VALID_RESET);
|
||||
REG_SET_BIT(ah, AR_PHY_AIC_CTRL_0_B1, AR_PHY_AIC_CAL_ENABLE);
|
||||
}
|
||||
exit:
|
||||
return aic->aic_cal_state;
|
||||
|
||||
}
|
||||
|
||||
u8 ar9003_aic_calibration_single(struct ath_hw *ah)
|
||||
{
|
||||
struct ath9k_hw_mci *mci_hw = &ah->btcoex_hw.mci;
|
||||
u8 cal_ret = 0;
|
||||
u8 cal_ret;
|
||||
int num_chan;
|
||||
|
||||
num_chan = MS(mci_hw->config, ATH_MCI_CONFIG_AIC_CAL_NUM_CHAN);
|
||||
|
||||
ar9003_aic_cal_start(ah, num_chan);
|
||||
cal_ret = ar9003_aic_cal_continue(ah, true);
|
||||
|
||||
return cal_ret;
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue