net: hix5hd2_gmac: add reset control and clock signals
Add three reset control signals, "mac_core_rst", "mac_ifc_rst" and
"phy_rst".
The following diagram explained how the reset signals work.
SoC
|-----------------------------------------------------
| ------ |
| | cpu | |
| ------ |
| | |
| ------------ AMBA bus |
| GMAC | |
| ---------------------- |
| ------------- mac_core_rst | -------------- | |
| |clock and |-------------->| mac core | | |
| |reset | | -------------- | |
| |generator |---- | | | |
| ------------- | | ---------------- | |
| | ---------->| mac interface | | |
| | mac_ifc_rst | ---------------- | |
| | | | | |
| | | ------------------ | |
| |phy_rst | | RGMII interface | | |
| | | ------------------ | |
| | ---------------------- |
|----------|------------------------------------------|
| |
| ----------
|--------------------- |PHY chip |
----------
The "mac_core_rst" represents "mac core reset signal", it resets
the mac core including packet processing unit, descriptor processing unit,
tx engine, rx engine, control unit.
The "mac_ifc_rst" represents "mac interface reset signal", it resets
the mac interface. The mac interface unit connects mac core and
data interface like MII/RMII/RGMII. After we set a new value of
interface mode, we must reset mac interface to reload the new mode value.
The "mac_core_rst" and "mac_ifc_rst" are both optional to be
backward compatible with the hix5hd2 SoC.
The "phy_rst" represents "phy reset signal", it does a hardware reset
on the PHY chip. This reset signal is optional if the PHY can work well
without the hardware reset.
Add one more clock signal, the existing is MAC core clock,
and the new one is MAC interface clock.
The MAC interface clock is optional to be backward compatible with
the hix5hd2 SoC.
Signed-off-by: Dongpo Li <lidongpo@hisilicon.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Dongpo Li
David S. Miller
parent
e5222b1c3f
commit
7087140d50
|
|
@ -17,6 +17,16 @@ Required properties:
|
|||
- phy-handle: see ethernet.txt [1].
|
||||
- mac-address: see ethernet.txt [1].
|
||||
- clocks: clock phandle and specifier pair.
|
||||
- clock-names: contain the clock name "mac_core"(required) and "mac_ifc"(optional).
|
||||
- resets: should contain the phandle to the MAC core reset signal(optional),
|
||||
the MAC interface reset signal(optional)
|
||||
and the PHY reset signal(optional).
|
||||
- reset-names: contain the reset signal name "mac_core"(optional),
|
||||
"mac_ifc"(optional) and "phy"(optional).
|
||||
- hisilicon,phy-reset-delays-us: triplet of delays if PHY reset signal given.
|
||||
The 1st cell is reset pre-delay in micro seconds.
|
||||
The 2nd cell is reset pulse in micro seconds.
|
||||
The 3rd cell is reset post-delay in micro seconds.
|
||||
|
||||
- PHY subnode: inherits from phy binding [2]
|
||||
|
||||
|
|
@ -25,15 +35,19 @@ Required properties:
|
|||
|
||||
Example:
|
||||
gmac0: ethernet@f9840000 {
|
||||
compatible = "hisilicon,hix5hd2-gemac", "hisilicon,hisi-gemac-v1";
|
||||
compatible = "hisilicon,hi3798cv200-gemac", "hisilicon,hisi-gemac-v2";
|
||||
reg = <0xf9840000 0x1000>,<0xf984300c 0x4>;
|
||||
interrupts = <0 71 4>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
phy-mode = "mii";
|
||||
phy-mode = "rgmii";
|
||||
phy-handle = <&phy2>;
|
||||
mac-address = [00 00 00 00 00 00];
|
||||
clocks = <&clock HIX5HD2_MAC0_CLK>;
|
||||
clocks = <&crg HISTB_ETH0_MAC_CLK>, <&crg HISTB_ETH0_MACIF_CLK>;
|
||||
clock-names = "mac_core", "mac_ifc";
|
||||
resets = <&crg 0xcc 8>, <&crg 0xcc 10>, <&crg 0xcc 12>;
|
||||
reset-names = "mac_core", "mac_ifc", "phy";
|
||||
hisilicon,phy-reset-delays-us = <10000 10000 30000>;
|
||||
|
||||
phy2: ethernet-phy@2 {
|
||||
reg = <2>;
|
||||
|
|
|
|||
|
|
@ -14,6 +14,7 @@
|
|||
#include <linux/of_device.h>
|
||||
#include <linux/of_net.h>
|
||||
#include <linux/of_mdio.h>
|
||||
#include <linux/reset.h>
|
||||
#include <linux/clk.h>
|
||||
#include <linux/circ_buf.h>
|
||||
|
||||
|
|
@ -197,6 +198,15 @@
|
|||
#define GEMAC_V2 (GEMAC_V1 | HW_CAP_TSO)
|
||||
#define HAS_CAP_TSO(hw_cap) ((hw_cap) & HW_CAP_TSO)
|
||||
|
||||
#define PHY_RESET_DELAYS_PROPERTY "hisilicon,phy-reset-delays-us"
|
||||
|
||||
enum phy_reset_delays {
|
||||
PRE_DELAY,
|
||||
PULSE,
|
||||
POST_DELAY,
|
||||
DELAYS_NUM,
|
||||
};
|
||||
|
||||
struct hix5hd2_desc {
|
||||
__le32 buff_addr;
|
||||
__le32 cmd;
|
||||
|
|
@ -255,12 +265,26 @@ struct hix5hd2_priv {
|
|||
unsigned int speed;
|
||||
unsigned int duplex;
|
||||
|
||||
struct clk *clk;
|
||||
struct clk *mac_core_clk;
|
||||
struct clk *mac_ifc_clk;
|
||||
struct reset_control *mac_core_rst;
|
||||
struct reset_control *mac_ifc_rst;
|
||||
struct reset_control *phy_rst;
|
||||
u32 phy_reset_delays[DELAYS_NUM];
|
||||
struct mii_bus *bus;
|
||||
struct napi_struct napi;
|
||||
struct work_struct tx_timeout_task;
|
||||
};
|
||||
|
||||
static inline void hix5hd2_mac_interface_reset(struct hix5hd2_priv *priv)
|
||||
{
|
||||
if (!priv->mac_ifc_rst)
|
||||
return;
|
||||
|
||||
reset_control_assert(priv->mac_ifc_rst);
|
||||
reset_control_deassert(priv->mac_ifc_rst);
|
||||
}
|
||||
|
||||
static void hix5hd2_config_port(struct net_device *dev, u32 speed, u32 duplex)
|
||||
{
|
||||
struct hix5hd2_priv *priv = netdev_priv(dev);
|
||||
|
|
@ -293,6 +317,7 @@ static void hix5hd2_config_port(struct net_device *dev, u32 speed, u32 duplex)
|
|||
if (duplex)
|
||||
val |= GMAC_FULL_DUPLEX;
|
||||
writel_relaxed(val, priv->ctrl_base);
|
||||
hix5hd2_mac_interface_reset(priv);
|
||||
|
||||
writel_relaxed(BIT_MODE_CHANGE_EN, priv->base + MODE_CHANGE_EN);
|
||||
if (speed == SPEED_1000)
|
||||
|
|
@ -807,16 +832,26 @@ static int hix5hd2_net_open(struct net_device *dev)
|
|||
struct phy_device *phy;
|
||||
int ret;
|
||||
|
||||
ret = clk_prepare_enable(priv->clk);
|
||||
ret = clk_prepare_enable(priv->mac_core_clk);
|
||||
if (ret < 0) {
|
||||
netdev_err(dev, "failed to enable clk %d\n", ret);
|
||||
netdev_err(dev, "failed to enable mac core clk %d\n", ret);
|
||||
return ret;
|
||||
}
|
||||
|
||||
ret = clk_prepare_enable(priv->mac_ifc_clk);
|
||||
if (ret < 0) {
|
||||
clk_disable_unprepare(priv->mac_core_clk);
|
||||
netdev_err(dev, "failed to enable mac ifc clk %d\n", ret);
|
||||
return ret;
|
||||
}
|
||||
|
||||
phy = of_phy_connect(dev, priv->phy_node,
|
||||
&hix5hd2_adjust_link, 0, priv->phy_mode);
|
||||
if (!phy)
|
||||
if (!phy) {
|
||||
clk_disable_unprepare(priv->mac_ifc_clk);
|
||||
clk_disable_unprepare(priv->mac_core_clk);
|
||||
return -ENODEV;
|
||||
}
|
||||
|
||||
phy_start(phy);
|
||||
hix5hd2_hw_init(priv);
|
||||
|
|
@ -847,7 +882,8 @@ static int hix5hd2_net_close(struct net_device *dev)
|
|||
phy_disconnect(dev->phydev);
|
||||
}
|
||||
|
||||
clk_disable_unprepare(priv->clk);
|
||||
clk_disable_unprepare(priv->mac_ifc_clk);
|
||||
clk_disable_unprepare(priv->mac_core_clk);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
|
@ -1015,6 +1051,48 @@ static void hix5hd2_destroy_sg_desc_queue(struct hix5hd2_priv *priv)
|
|||
}
|
||||
}
|
||||
|
||||
static inline void hix5hd2_mac_core_reset(struct hix5hd2_priv *priv)
|
||||
{
|
||||
if (!priv->mac_core_rst)
|
||||
return;
|
||||
|
||||
reset_control_assert(priv->mac_core_rst);
|
||||
reset_control_deassert(priv->mac_core_rst);
|
||||
}
|
||||
|
||||
static void hix5hd2_sleep_us(u32 time_us)
|
||||
{
|
||||
u32 time_ms;
|
||||
|
||||
if (!time_us)
|
||||
return;
|
||||
|
||||
time_ms = DIV_ROUND_UP(time_us, 1000);
|
||||
if (time_ms < 20)
|
||||
usleep_range(time_us, time_us + 500);
|
||||
else
|
||||
msleep(time_ms);
|
||||
}
|
||||
|
||||
static void hix5hd2_phy_reset(struct hix5hd2_priv *priv)
|
||||
{
|
||||
/* To make sure PHY hardware reset success,
|
||||
* we must keep PHY in deassert state first and
|
||||
* then complete the hardware reset operation
|
||||
*/
|
||||
reset_control_deassert(priv->phy_rst);
|
||||
hix5hd2_sleep_us(priv->phy_reset_delays[PRE_DELAY]);
|
||||
|
||||
reset_control_assert(priv->phy_rst);
|
||||
/* delay some time to ensure reset ok,
|
||||
* this depends on PHY hardware feature
|
||||
*/
|
||||
hix5hd2_sleep_us(priv->phy_reset_delays[PULSE]);
|
||||
reset_control_deassert(priv->phy_rst);
|
||||
/* delay some time to ensure later MDIO access */
|
||||
hix5hd2_sleep_us(priv->phy_reset_delays[POST_DELAY]);
|
||||
}
|
||||
|
||||
static const struct of_device_id hix5hd2_of_match[];
|
||||
|
||||
static int hix5hd2_dev_probe(struct platform_device *pdev)
|
||||
|
|
@ -1060,23 +1138,55 @@ static int hix5hd2_dev_probe(struct platform_device *pdev)
|
|||
goto out_free_netdev;
|
||||
}
|
||||
|
||||
priv->clk = devm_clk_get(&pdev->dev, NULL);
|
||||
if (IS_ERR(priv->clk)) {
|
||||
netdev_err(ndev, "failed to get clk\n");
|
||||
priv->mac_core_clk = devm_clk_get(&pdev->dev, "mac_core");
|
||||
if (IS_ERR(priv->mac_core_clk)) {
|
||||
netdev_err(ndev, "failed to get mac core clk\n");
|
||||
ret = -ENODEV;
|
||||
goto out_free_netdev;
|
||||
}
|
||||
|
||||
ret = clk_prepare_enable(priv->clk);
|
||||
ret = clk_prepare_enable(priv->mac_core_clk);
|
||||
if (ret < 0) {
|
||||
netdev_err(ndev, "failed to enable clk %d\n", ret);
|
||||
netdev_err(ndev, "failed to enable mac core clk %d\n", ret);
|
||||
goto out_free_netdev;
|
||||
}
|
||||
|
||||
priv->mac_ifc_clk = devm_clk_get(&pdev->dev, "mac_ifc");
|
||||
if (IS_ERR(priv->mac_ifc_clk))
|
||||
priv->mac_ifc_clk = NULL;
|
||||
|
||||
ret = clk_prepare_enable(priv->mac_ifc_clk);
|
||||
if (ret < 0) {
|
||||
netdev_err(ndev, "failed to enable mac ifc clk %d\n", ret);
|
||||
goto out_disable_mac_core_clk;
|
||||
}
|
||||
|
||||
priv->mac_core_rst = devm_reset_control_get(dev, "mac_core");
|
||||
if (IS_ERR(priv->mac_core_rst))
|
||||
priv->mac_core_rst = NULL;
|
||||
hix5hd2_mac_core_reset(priv);
|
||||
|
||||
priv->mac_ifc_rst = devm_reset_control_get(dev, "mac_ifc");
|
||||
if (IS_ERR(priv->mac_ifc_rst))
|
||||
priv->mac_ifc_rst = NULL;
|
||||
|
||||
priv->phy_rst = devm_reset_control_get(dev, "phy");
|
||||
if (IS_ERR(priv->phy_rst)) {
|
||||
priv->phy_rst = NULL;
|
||||
} else {
|
||||
ret = of_property_read_u32_array(node,
|
||||
PHY_RESET_DELAYS_PROPERTY,
|
||||
priv->phy_reset_delays,
|
||||
DELAYS_NUM);
|
||||
if (ret)
|
||||
goto out_disable_clk;
|
||||
hix5hd2_phy_reset(priv);
|
||||
}
|
||||
|
||||
bus = mdiobus_alloc();
|
||||
if (bus == NULL) {
|
||||
ret = -ENOMEM;
|
||||
goto out_free_netdev;
|
||||
goto out_disable_clk;
|
||||
}
|
||||
|
||||
bus->priv = priv;
|
||||
|
|
@ -1159,7 +1269,8 @@ static int hix5hd2_dev_probe(struct platform_device *pdev)
|
|||
goto out_destroy_queue;
|
||||
}
|
||||
|
||||
clk_disable_unprepare(priv->clk);
|
||||
clk_disable_unprepare(priv->mac_ifc_clk);
|
||||
clk_disable_unprepare(priv->mac_core_clk);
|
||||
|
||||
return ret;
|
||||
|
||||
|
|
@ -1174,6 +1285,10 @@ err_mdiobus:
|
|||
mdiobus_unregister(bus);
|
||||
err_free_mdio:
|
||||
mdiobus_free(bus);
|
||||
out_disable_clk:
|
||||
clk_disable_unprepare(priv->mac_ifc_clk);
|
||||
out_disable_mac_core_clk:
|
||||
clk_disable_unprepare(priv->mac_core_clk);
|
||||
out_free_netdev:
|
||||
free_netdev(ndev);
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue