UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

powerpc/perf: Initialize power10 PMU registers in cpu setup routine 

Initialize Monitor Mode Control Register 3 (MMCR3)
SPR which is new in power10. For PowerISA v3.1, BHRB disable
is controlled via Monitor Mode Control Register A (MMCRA) bit,
namely "BHRB Recording Disable (BHRBRD)". This patch also initializes
MMCRA BHRBRD to disable BHRB feature at boot for power10.

Reported-by: kernel test robot <lkp@intel.com>
Signed-off-by: Athira Rajeev <atrajeev@linux.vnet.ibm.com>
Reviewed-by: Jordan Niethe <jniethe5@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/1595489557-2047-1-git-send-email-atrajeev@linux.vnet.ibm.com
This commit is contained in:
Athira Rajeev 2020-07-23 03:32:37 -04:00 committed by Michael Ellerman
parent 84d8505ed1
commit 65156f2b1d
1 changed files with 15 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
arch/powerpc/kernel/cpu_setup_power.S
View File

@ -94,13 +94,15 @@ _GLOBAL(__restore_cpu_power8)
_GLOBAL(__setup_cpu_power10) _GLOBAL(__setup_cpu_power10)
mflr r11 mflr r11
bl __init_FSCR_power10 bl __init_FSCR_power10
bl __init_PMU
bl __init_PMU_ISA31
b 1f b 1f
_GLOBAL(__setup_cpu_power9) _GLOBAL(__setup_cpu_power9)
mflr r11 mflr r11
bl __init_FSCR_power9 bl __init_FSCR_power9
1: bl __init_PMU bl __init_PMU
bl __init_hvmode_206 1: bl __init_hvmode_206
mtlr r11 mtlr r11
beqlr beqlr
li r0,0 li r0,0
@ -124,13 +126,15 @@ _GLOBAL(__setup_cpu_power9)
_GLOBAL(__restore_cpu_power10) _GLOBAL(__restore_cpu_power10)
mflr r11 mflr r11
bl __init_FSCR_power10 bl __init_FSCR_power10
bl __init_PMU
bl __init_PMU_ISA31
b 1f b 1f
_GLOBAL(__restore_cpu_power9) _GLOBAL(__restore_cpu_power9)
mflr r11 mflr r11
bl __init_FSCR_power9 bl __init_FSCR_power9
1: bl __init_PMU bl __init_PMU
mfmsr r3 1: mfmsr r3
rldicl. r0,r3,4,63 rldicl. r0,r3,4,63
mtlr r11 mtlr r11
beqlr beqlr
@ -239,3 +243,10 @@ __init_PMU_ISA207:
li r5,0 li r5,0
mtspr SPRN_MMCRS,r5 mtspr SPRN_MMCRS,r5
blr blr
__init_PMU_ISA31:
li r5,0
mtspr SPRN_MMCR3,r5
LOAD_REG_IMMEDIATE(r5, MMCRA_BHRB_DISABLE)
mtspr SPRN_MMCRA,r5
blr