[POWERPC] 4xx: Fix PESDRn_UTLSET1 register setup on 460EX/GT

The patch fixes a bug, where the PESDRn_UTLSET1 register was setup
wrongly resulting in a non working PCIe port 1. With this fix both
PCIe ports work fine again.

Signed-off-by: Stefan Roese <sr@denx.de>
Signed-off-by: Josh Boyer <jwboyer@linux.vnet.ibm.com>
This commit is contained in:
Stefan Roese 2008-04-02 00:45:00 +11:00 committed by Josh Boyer
parent b64c4c937d
commit 5f91925c89
1 changed files with 4 additions and 6 deletions

View File

@ -785,19 +785,17 @@ static int ppc460ex_pciex_init_port_hw(struct ppc4xx_pciex_port *port)
u32 val;
u32 utlset1;
if (port->endpoint) {
if (port->endpoint)
val = PTYPE_LEGACY_ENDPOINT << 20;
utlset1 = 0x20222222;
} else {
else
val = PTYPE_ROOT_PORT << 20;
utlset1 = 0x21222222;
}
if (port->index == 0) {
val |= LNKW_X1 << 12;
utlset1 = 0x20000000;
} else {
val |= LNKW_X4 << 12;
utlset1 |= 0x00101101;
utlset1 = 0x20101101;
}
mtdcri(SDR0, port->sdr_base + PESDRn_DLPSET, val);