SoCFPGA dts updates for v6.3, part 2

- Add support for the enclustra PE1 board that is based on Arria10
 -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEoHhMeiyk5VmwVMwNGZQEC4GjKPQFAmPuVEwACgkQGZQEC4Gj
 KPTCNw//ep469IEVowFT5PXHc9gKCHek678rsxjoY9xDtRfIksxA2YLhkoJW8Znc
 NZJ5rN/pnTEyofwPxVPaqb2HQexAogyEAvSv9s3azzPijbbVkKuXKN9EsBeJEISK
 uFN+fpFWo66ZHRNMcEarOQEs4Jjguw/ZdooQCw+P/uliyesepBvsmbqVkqs/aAzv
 LMhChMxXqu0eXswQGZrsk/d/HD7wNuG14+aWtT3x3fMaVuLOyUIhQMUi0Wp2URl8
 vILWX2i4W2KryENcWYX8irX5iBuEPjLMuUf0B3U21opCttxMIxIvq3aesWzgoMyX
 uz07VX0ggS/32umTO9c756xoFDa7oUKDiqU9GOnOSUfPUcL1YhB5c2TSPs492Zwd
 Q9cs5ZPmbP3OM1n6EwNC4IFoUal+/jQ4OGHMGk2P1jruiZ/8h/A63EBjtnOnTyPz
 JQXT2VgA6Sx+LLq+RvDuTTlpZp03TjnhIpzz0njJkGB16leYkDrD/el1WBQ4k7f7
 0U+466Gj/BcvyE5pKlgPaJzqETylJdt7udgqNsQL6LwiJW7lgY0li4vg7n0tnZy7
 ccz2MnZN+9SRShEePcxMoeZFxBE7glTH6/2wET9bvMp0osl5ujTPHDxfWTMX+KfE
 Jzjma8LakI8qa/OX19kTmb5rfyO5DDF7NEozq4CGWvuaetqEzfU=
 =8EYA
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmPumuIACgkQmmx57+YA
 GNmebhAAoJcW9YTJS1ablsuQxC8cwt5fJpd1y7H5nEykQuIhQoo9NOoxrHkyZuhx
 k/gTKs91ssWkGs5cDU13FPHJMWAq///oNAo+6YUyYXHF9roKjqUzcJc32Fyps+7s
 cZSBfC+152332+nidFtPZwzDeUtThHN4OR7WMqNrKY0ouDSN+MeBLLZBPN+jOvhL
 IUYNa1BY5m1+3n8D92jZ7k+/NXmVctKMs0xJ61+ACE6V4coAjjDA6JS0ox/c1Kf1
 uCSN/qaqwOjIEShsoABBJD2AILbZ2JUbNfxopyPBBSFCeqD/apQM8Wmh59kvH5Zj
 H+jNLmn6dFEM/3VjcKPL7/02gARY0GfhjGHkCy2Kjv8M/gQB2zZhJKBu73YdlfuI
 wRIIrwcFDQSoFDSQnTC973jwte56Xlp6o0e+0Af4PpwnN7bLdNSfcr4g7mMQmP1+
 lrJjNuDoKuDk6qaeSpYf1VTR2AbXtg2ks140C0c07oyiASOKEamhK78DMt9OrFm4
 DrPW8/2v2jVlAC0YAApFfocZs2Xsp8w4K1JQE1kBEW/Vn2QeM4oJjwg+OHaVx/59
 snXVr6Eu82trn+z1QAQ9bdcocZXHR8alwZ0sVCMdjyfd07uOrceTFRx0qzIGSUsc
 U+CAZwTwkl91LTNdNJXolnO9NaQ46xVw5LkTxFIwFiLDHXBKDLI=
 =E8ON
 -----END PGP SIGNATURE-----

Merge tag 'socfpga_dts_updates_for_v6.3_part2' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux into arm/dt

SoCFPGA dts updates for v6.3, part 2
- Add support for the enclustra PE1 board that is based on Arria10

* tag 'socfpga_dts_updates_for_v6.3_part2' of git://git.kernel.org/pub/scm/linux/kernel/git/dinguyen/linux:
  ARM: dts: socfpga: Add enclustra PE1 devicetree
  dt-bindings: altera: Add enclustra mercury PE1

Link: https://lore.kernel.org/r/20230216160910.509065-1-dinguyen@kernel.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

Documentation/devicetree/bindings/arm/altera.yaml

@@ -31,6 +31,7 @@ properties:
       - description: Mercury+ AA1 boards
         items:
           - enum:
+              - enclustra,mercury-pe1
               - google,chameleon-v3
           - const: enclustra,mercury-aa1
           - const: altr,socfpga-arria10

arch/arm/boot/dts/Makefile

@@ -1187,6 +1187,7 @@ dtb-$(CONFIG_ARCH_S5PV210) += \
 dtb-$(CONFIG_ARCH_INTEL_SOCFPGA) += \
 	socfpga_arria5_socdk.dtb \
 	socfpga_arria10_chameleonv3.dtb \
+	socfpga_arria10_mercury_pe1.dtb \
 	socfpga_arria10_socdk_nand.dtb \
 	socfpga_arria10_socdk_qspi.dtb \
 	socfpga_arria10_socdk_sdmmc.dtb \

arch/arm/boot/dts/socfpga_arria10_mercury_pe1.dts

@@ -0,0 +1,55 @@
+// SPDX-License-Identifier: GPL-2.0
+/*
+ * Copyright 2023 Steffen Trumtrar <kernel@pengutronix.de>
+ */
+/dts-v1/;
+#include "socfpga_arria10_mercury_aa1.dtsi"
+
+/ {
+	model = "Enclustra Mercury+ PE1";
+	compatible = "enclustra,mercury-pe1", "enclustra,mercury-aa1",
+		     "altr,socfpga-arria10", "altr,socfpga";
+
+	aliases {
+		ethernet0 = &gmac0;
+		serial0 = &uart0;
+		serial1 = &uart1;
+	};
+};
+
+&gmac0 {
+	status = "okay";
+};
+
+&gpio0 {
+	status = "okay";
+};
+
+&gpio1 {
+	status = "okay";
+};
+
+&gpio2 {
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+};
+
+&mmc {
+	status = "okay";
+};
+
+&uart0 {
+	status = "okay";
+};
+
+&uart1 {
+	status = "okay";
+};
+
+&usb0 {
+	status = "okay";
+	dr_mode = "host";
+};