UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

arm64: dts: Add ARM PMUv3 DT node in NS2 DT 

The NS2 SoC has Cortex-A57 CPUs which support ARM PMUv3 so,
lets enable ARM PMUv3 in NS2 DT.

Signed-off-by: Anup Patel <anup.patel@broadcom.com>
Reviewed-by: Vikram Prakash <vikramp@broadcom.com>
Reviewed-by: Ray Jui <rjui@broadcom.com>
Reviewed-by: Scott Branden <sbranden@broadcom.com>
Signed-off-by: Florian Fainelli <f.fainelli@gmail.com>
This commit is contained in:
Anup Patel 2015-10-02 23:24:21 +05:30 committed by Florian Fainelli
parent 5b467c3b2d
commit 5b31d8759b
1 changed files with 16 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
arch/arm64/boot/dts/broadcom/ns2.dtsi
View File

@ -44,7 +44,7 @@
#address-cells = <2>; #address-cells = <2>;
#size-cells = <0>; #size-cells = <0>;
cpu@0 { A57_0: cpu@0 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a57", "arm,armv8"; compatible = "arm,cortex-a57", "arm,armv8";
reg = <0 0>; reg = <0 0>;
@ -53,7 +53,7 @@
next-level-cache = <&CLUSTER0_L2>; next-level-cache = <&CLUSTER0_L2>;
}; };
cpu@1 { A57_1: cpu@1 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a57", "arm,armv8"; compatible = "arm,cortex-a57", "arm,armv8";
reg = <0 1>; reg = <0 1>;
@ -62,7 +62,7 @@
next-level-cache = <&CLUSTER0_L2>; next-level-cache = <&CLUSTER0_L2>;
}; };
cpu@2 { A57_2: cpu@2 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a57", "arm,armv8"; compatible = "arm,cortex-a57", "arm,armv8";
reg = <0 2>; reg = <0 2>;
@ -71,7 +71,7 @@
next-level-cache = <&CLUSTER0_L2>; next-level-cache = <&CLUSTER0_L2>;
}; };
cpu@3 { A57_3: cpu@3 {
device_type = "cpu"; device_type = "cpu";
compatible = "arm,cortex-a57", "arm,armv8"; compatible = "arm,cortex-a57", "arm,armv8";
reg = <0 3>; reg = <0 3>;
@ -97,6 +97,18 @@
IRQ_TYPE_EDGE_RISING)>; IRQ_TYPE_EDGE_RISING)>;
}; };
pmu {
compatible = "arm,armv8-pmuv3";
interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>;
interrupt-affinity = <&A57_0>,
<&A57_1>,
<&A57_2>,
<&A57_3>;
};
soc: soc { soc: soc {
compatible = "simple-bus"; compatible = "simple-bus";
#address-cells = <1>; #address-cells = <1>;