clk: oxnas: Add dt-bindings include file for OX820
In order to support the Oxford Semiconductor Gate clocks, add a dedicated dt-binding include file for gate indexes. Signed-off-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com> Link: lkml.kernel.org/r/20161005150752.22618-3-narmstrong@baylibre.com
This commit is contained in:
parent
6fc8ec8bfd
commit
5881456295
|
@ -0,0 +1,40 @@
|
|||
/*
|
||||
* Copyright (C) 2016 Neil Armstrong <narmstrong@baylibre.com>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms and conditions of the GNU General Public License,
|
||||
* version 2, as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope it will be useful, but WITHOUT
|
||||
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||||
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||||
* more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#ifndef DT_CLOCK_OXSEMI_OX820_H
|
||||
#define DT_CLOCK_OXSEMI_OX820_H
|
||||
|
||||
/* PLLs */
|
||||
#define CLK_820_PLLA 0
|
||||
#define CLK_820_PLLB 1
|
||||
|
||||
/* Gate Clocks */
|
||||
#define CLK_820_LEON 2
|
||||
#define CLK_820_DMA_SGDMA 3
|
||||
#define CLK_820_CIPHER 4
|
||||
#define CLK_820_SD 5
|
||||
#define CLK_820_SATA 6
|
||||
#define CLK_820_AUDIO 7
|
||||
#define CLK_820_USBMPH 8
|
||||
#define CLK_820_ETHA 9
|
||||
#define CLK_820_PCIEA 10
|
||||
#define CLK_820_NAND 11
|
||||
#define CLK_820_PCIEB 12
|
||||
#define CLK_820_ETHB 13
|
||||
#define CLK_820_REF600 14
|
||||
#define CLK_820_USBDEV 15
|
||||
|
||||
#endif /* DT_CLOCK_OXSEMI_OX820_H */
|
Loading…
Reference in New Issue