ARM: dts: rockchip: Add rv1126 PD_VO entry
PD_VO power-domain tree diagram in RV1126 is connected to - BIU_VO - VOP - RGA - IEP - DSIHOST Add PD_VO power-domain entry in RV1126. Signed-off-by: Jagan Teki <jagan@edgeble.ai> Link: https://lore.kernel.org/r/20230731110012.2913742-10-jagan@edgeble.ai Signed-off-by: Heiko Stuebner <heiko@sntech.de>
This commit is contained in:
parent
c991ed9f57
commit
4fafaed5af
|
@ -125,6 +125,26 @@
|
|||
reg = <0xfe86c000 0x20>;
|
||||
};
|
||||
|
||||
qos_iep: qos@fe8a0000 {
|
||||
compatible = "rockchip,rv1126-qos", "syscon";
|
||||
reg = <0xfe8a0000 0x20>;
|
||||
};
|
||||
|
||||
qos_rga_rd: qos@fe8a0080 {
|
||||
compatible = "rockchip,rv1126-qos", "syscon";
|
||||
reg = <0xfe8a0080 0x20>;
|
||||
};
|
||||
|
||||
qos_rga_wr: qos@fe8a0100 {
|
||||
compatible = "rockchip,rv1126-qos", "syscon";
|
||||
reg = <0xfe8a0100 0x20>;
|
||||
};
|
||||
|
||||
qos_vop: qos@fe8a0180 {
|
||||
compatible = "rockchip,rv1126-qos", "syscon";
|
||||
reg = <0xfe8a0180 0x20>;
|
||||
};
|
||||
|
||||
gic: interrupt-controller@feff0000 {
|
||||
compatible = "arm,gic-400";
|
||||
interrupt-controller;
|
||||
|
@ -170,6 +190,25 @@
|
|||
pm_qos = <&qos_sdio>;
|
||||
#power-domain-cells = <0>;
|
||||
};
|
||||
|
||||
power-domain@RV1126_PD_VO {
|
||||
reg = <RV1126_PD_VO>;
|
||||
clocks = <&cru ACLK_RGA>,
|
||||
<&cru HCLK_RGA>,
|
||||
<&cru CLK_RGA_CORE>,
|
||||
<&cru ACLK_VOP>,
|
||||
<&cru HCLK_VOP>,
|
||||
<&cru DCLK_VOP>,
|
||||
<&cru PCLK_DSIHOST>,
|
||||
<&cru ACLK_IEP>,
|
||||
<&cru HCLK_IEP>,
|
||||
<&cru CLK_IEP_CORE>;
|
||||
pm_qos = <&qos_rga_rd>,
|
||||
<&qos_rga_wr>,
|
||||
<&qos_vop>,
|
||||
<&qos_iep>;
|
||||
#power-domain-cells = <0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in New Issue