clk: uniphier: Add audio system and video input clock control for PXs3
Add clocks for audio subsystem (AIO) and video input subsystem (EXIV) on UniPhier PXs3 SoC. Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com> Link: https://lore.kernel.org/r/1634000035-3114-2-git-send-email-hayashi.kunihiko@socionext.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
parent
dd5e128020
commit
4c4065c7a5
|
@ -288,6 +288,8 @@ const struct uniphier_clk_data uniphier_pxs3_sys_clk_data[] = {
|
|||
UNIPHIER_CLK_GATE("sata0", 28, NULL, 0x210c, 7),
|
||||
UNIPHIER_CLK_GATE("sata1", 29, NULL, 0x210c, 8),
|
||||
UNIPHIER_CLK_GATE("sata-phy", 30, NULL, 0x210c, 21),
|
||||
UNIPHIER_LD11_SYS_CLK_AIO(40),
|
||||
UNIPHIER_LD11_SYS_CLK_EXIV(42),
|
||||
/* CPU gears */
|
||||
UNIPHIER_CLK_DIV4("cpll", 2, 3, 4, 8),
|
||||
UNIPHIER_CLK_DIV4("spll", 2, 3, 4, 8),
|
||||
|
|
Loading…
Reference in New Issue