arm64: dts: renesas: Add support for H3ULCB with R-Car H3e-2G
Add support for the Renesas R-Car Starter Kit Premier equipped with an R-Car H3e-2G SiP. Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be> Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Link: https://lore.kernel.org/r/561a01ebeeef3f39f56cdc6ba8533bef222a72f2.1626708063.git.geert+renesas@glider.be
This commit is contained in:
parent
49596032fb
commit
488cca0a36
|
@ -64,5 +64,6 @@ dtb-$(CONFIG_ARCH_R8A77995) += r8a77995-draak.dtb
|
|||
dtb-$(CONFIG_ARCH_R8A779A0) += r8a779a0-falcon.dtb
|
||||
|
||||
dtb-$(CONFIG_ARCH_R8A77951) += r8a779m1-salvator-xs.dtb
|
||||
dtb-$(CONFIG_ARCH_R8A77951) += r8a779m1-ulcb.dtb
|
||||
|
||||
dtb-$(CONFIG_ARCH_R9A07G044) += r9a07g044l2-smarc.dtb
|
||||
|
|
|
@ -0,0 +1,54 @@
|
|||
// SPDX-License-Identifier: (GPL-2.0 or MIT)
|
||||
/*
|
||||
* Device Tree Source for the H3ULCB (R-Car Starter Kit Premier) with R-Car H3e-2G
|
||||
*
|
||||
* Copyright (C) 2021 Glider bv
|
||||
*
|
||||
* Based on r8a77951-ulcb.dts
|
||||
*
|
||||
* Copyright (C) 2016 Renesas Electronics Corp.
|
||||
* Copyright (C) 2016 Cogent Embedded, Inc.
|
||||
*/
|
||||
|
||||
/dts-v1/;
|
||||
#include "r8a779m1.dtsi"
|
||||
#include "ulcb.dtsi"
|
||||
|
||||
/ {
|
||||
model = "Renesas H3ULCB board based on r8a779m1";
|
||||
compatible = "renesas,h3ulcb", "renesas,r8a779m1", "renesas,r8a7795";
|
||||
|
||||
memory@48000000 {
|
||||
device_type = "memory";
|
||||
/* first 128MB is reserved for secure area. */
|
||||
reg = <0x0 0x48000000 0x0 0x38000000>;
|
||||
};
|
||||
|
||||
memory@500000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x5 0x00000000 0x0 0x40000000>;
|
||||
};
|
||||
|
||||
memory@600000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x6 0x00000000 0x0 0x40000000>;
|
||||
};
|
||||
|
||||
memory@700000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x7 0x00000000 0x0 0x40000000>;
|
||||
};
|
||||
};
|
||||
|
||||
&du {
|
||||
clocks = <&cpg CPG_MOD 724>,
|
||||
<&cpg CPG_MOD 723>,
|
||||
<&cpg CPG_MOD 722>,
|
||||
<&cpg CPG_MOD 721>,
|
||||
<&versaclock5 1>,
|
||||
<&versaclock5 3>,
|
||||
<&versaclock5 4>,
|
||||
<&versaclock5 2>;
|
||||
clock-names = "du.0", "du.1", "du.2", "du.3",
|
||||
"dclkin.0", "dclkin.1", "dclkin.2", "dclkin.3";
|
||||
};
|
Loading…
Reference in New Issue