drm/amdgpu/smu: add peak profile support for navi12
Add defined peak sclk for navi12 peak profile mode. Reviewed-by: Evan Quan <evan.quan@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
d24d26540b
commit
468288863e
|
@ -1628,6 +1628,9 @@ static int navi10_set_peak_clock_by_device(struct smu_context *smu)
|
|||
break;
|
||||
}
|
||||
break;
|
||||
case CHIP_NAVI12:
|
||||
sclk_freq = NAVI12_UMD_PSTATE_PEAK_GFXCLK;
|
||||
break;
|
||||
default:
|
||||
ret = smu_get_dpm_level_count(smu, SMU_SCLK, &sclk_level);
|
||||
if (ret)
|
||||
|
|
|
@ -33,6 +33,8 @@
|
|||
#define NAVI14_UMD_PSTATE_PEAK_XTX_GFXCLK (1717)
|
||||
#define NAVI14_UMD_PSTATE_PEAK_XL_GFXCLK (1448)
|
||||
|
||||
#define NAVI12_UMD_PSTATE_PEAK_GFXCLK (1100)
|
||||
|
||||
#define NAVI10_VOLTAGE_SCALE (4)
|
||||
|
||||
#define smnPCIE_LC_SPEED_CNTL 0x11140290
|
||||
|
|
Loading…
Reference in New Issue