clk: socfpga: agilex: mpu_l2ram_clk should be mpu_ccu_clk
Preliminary documentation documented the mpu_l2ram_clk, but since then, the mpu_l2ram_clk is no longer documented. It's now referred to as mpu_ccu_clk. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org> Link: https://lore.kernel.org/r/20200616202417.14376-3-dinguyen@kernel.org Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
parent
6f3bcf56f8
commit
44a7f3e822
|
@ -252,7 +252,7 @@ static const struct stratix10_gate_clock agilex_gate_clks[] = {
|
|||
0, 0, 0, 0, 0x30, 0, 0},
|
||||
{ AGILEX_MPU_PERIPH_CLK, "mpu_periph_clk", "mpu_clk", NULL, 1, 0, 0x24,
|
||||
0, 0, 0, 0, 0, 0, 4},
|
||||
{ AGILEX_MPU_L2RAM_CLK, "mpu_l2ram_clk", "mpu_clk", NULL, 1, 0, 0x24,
|
||||
{ AGILEX_MPU_CCU_CLK, "mpu_ccu_clk", "mpu_clk", NULL, 1, 0, 0x24,
|
||||
0, 0, 0, 0, 0, 0, 2},
|
||||
{ AGILEX_L4_MAIN_CLK, "l4_main_clk", "noc_clk", NULL, 1, 0, 0x24,
|
||||
1, 0x44, 0, 2, 0, 0, 0},
|
||||
|
|
Loading…
Reference in New Issue