drm/i915: Fix a few bad hex numbers in register defines
A few register mask defines were missing the '0x' from hex numbers. Or at least I assume those were meant to be hex numbers. Put the '0x' in place. Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
68d9753837
commit
395b2913e3
drivers/gpu/drm/i915
|
@ -4284,7 +4284,7 @@ enum skl_disp_power_wells {
|
||||||
#define DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL (1 << 14)
|
#define DP_AUX_CH_CTL_PSR_DATA_AUX_REG_SKL (1 << 14)
|
||||||
#define DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL (1 << 13)
|
#define DP_AUX_CH_CTL_FS_DATA_AUX_REG_SKL (1 << 13)
|
||||||
#define DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL (1 << 12)
|
#define DP_AUX_CH_CTL_GTC_DATA_AUX_REG_SKL (1 << 12)
|
||||||
#define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL_MASK (1f << 5)
|
#define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL_MASK (0x1f << 5)
|
||||||
#define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL(c) (((c) - 1) << 5)
|
#define DP_AUX_CH_CTL_FW_SYNC_PULSE_SKL(c) (((c) - 1) << 5)
|
||||||
#define DP_AUX_CH_CTL_SYNC_PULSE_SKL(c) ((c) - 1)
|
#define DP_AUX_CH_CTL_SYNC_PULSE_SKL(c) ((c) - 1)
|
||||||
|
|
||||||
|
@ -7979,7 +7979,7 @@ enum skl_disp_power_wells {
|
||||||
#define VIRTUAL_CHANNEL_SHIFT 6
|
#define VIRTUAL_CHANNEL_SHIFT 6
|
||||||
#define VIRTUAL_CHANNEL_MASK (3 << 6)
|
#define VIRTUAL_CHANNEL_MASK (3 << 6)
|
||||||
#define DATA_TYPE_SHIFT 0
|
#define DATA_TYPE_SHIFT 0
|
||||||
#define DATA_TYPE_MASK (3f << 0)
|
#define DATA_TYPE_MASK (0x3f << 0)
|
||||||
/* data type values, see include/video/mipi_display.h */
|
/* data type values, see include/video/mipi_display.h */
|
||||||
|
|
||||||
#define _MIPIA_GEN_FIFO_STAT (dev_priv->mipi_mmio_base + 0xb074)
|
#define _MIPIA_GEN_FIFO_STAT (dev_priv->mipi_mmio_base + 0xb074)
|
||||||
|
|
Loading…
Reference in New Issue