ARM: clps711x: autcpu12: Fix incorrect NAND CLE GPIO
Signed-off-by: Alexander Shiyan <shc_work@mail.ru> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
parent
8adbf57fc4
commit
37be287c3a
|
@ -73,7 +73,7 @@
|
|||
#define AUTCPU12_SMC_NCE (AUTCPU12_MMGPIO_BASE + 0) /* Bit 0 */
|
||||
#define AUTCPU12_SMC_RDY CLPS711X_GPIO(1, 2)
|
||||
#define AUTCPU12_SMC_ALE CLPS711X_GPIO(1, 3)
|
||||
#define AUTCPU12_SMC_CLE CLPS711X_GPIO(1, 3)
|
||||
#define AUTCPU12_SMC_CLE CLPS711X_GPIO(1, 4)
|
||||
|
||||
/* LCD contrast digital potentiometer */
|
||||
#define AUTCPU12_DPOT_CS CLPS711X_GPIO(4, 0)
|
||||
|
|
Loading…
Reference in New Issue