drm/exynos/hdmi: quirk for support mode timings conversion
MIXER in SoCs prior to Exynos5420 supports only 4 video modes: 720x480, 720x576, 1280x720, 1920x1080. Support for other modes can be enabled by manipulating timings of HDMI. To do it adjusted_mode should contain actual mode set on crtc. With this patch it is possible to enable 1024x768 and 1280x1024 modes in MIXER. Suggested-by: Daniel Drake <drake@endlessm.com> Signed-off-by: Andrzej Hajda <a.hajda@samsung.com> Reviewed-by: Tobias Jakobi <tjakobi@math.uni-bielefeld.de> Signed-off-by: Inki Dae <inki.dae@samsung.com>
This commit is contained in:
parent
acc8bf040c
commit
36fd887acb
|
@ -1247,6 +1247,18 @@ static void hdmi_v13_mode_apply(struct hdmi_context *hdata)
|
||||||
static void hdmi_v14_mode_apply(struct hdmi_context *hdata)
|
static void hdmi_v14_mode_apply(struct hdmi_context *hdata)
|
||||||
{
|
{
|
||||||
struct drm_display_mode *m = &hdata->encoder.crtc->state->mode;
|
struct drm_display_mode *m = &hdata->encoder.crtc->state->mode;
|
||||||
|
struct drm_display_mode *am =
|
||||||
|
&hdata->encoder.crtc->state->adjusted_mode;
|
||||||
|
int hquirk = 0;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* In case video mode coming from CRTC differs from requested one HDMI
|
||||||
|
* sometimes is able to almost properly perform conversion - only
|
||||||
|
* first line is distorted.
|
||||||
|
*/
|
||||||
|
if ((m->vdisplay != am->vdisplay) &&
|
||||||
|
(m->hdisplay == 1280 || m->hdisplay == 1024))
|
||||||
|
hquirk = 258;
|
||||||
|
|
||||||
hdmi_reg_writev(hdata, HDMI_H_BLANK_0, 2, m->htotal - m->hdisplay);
|
hdmi_reg_writev(hdata, HDMI_H_BLANK_0, 2, m->htotal - m->hdisplay);
|
||||||
hdmi_reg_writev(hdata, HDMI_V_LINE_0, 2, m->vtotal);
|
hdmi_reg_writev(hdata, HDMI_V_LINE_0, 2, m->vtotal);
|
||||||
|
@ -1340,8 +1352,9 @@ static void hdmi_v14_mode_apply(struct hdmi_context *hdata)
|
||||||
hdmi_reg_writev(hdata, HDMI_V_SYNC_LINE_AFT_PXL_6_0, 2, 0xffff);
|
hdmi_reg_writev(hdata, HDMI_V_SYNC_LINE_AFT_PXL_6_0, 2, 0xffff);
|
||||||
|
|
||||||
hdmi_reg_writev(hdata, HDMI_TG_H_FSZ_L, 2, m->htotal);
|
hdmi_reg_writev(hdata, HDMI_TG_H_FSZ_L, 2, m->htotal);
|
||||||
hdmi_reg_writev(hdata, HDMI_TG_HACT_ST_L, 2, m->htotal - m->hdisplay);
|
hdmi_reg_writev(hdata, HDMI_TG_HACT_ST_L, 2,
|
||||||
hdmi_reg_writev(hdata, HDMI_TG_HACT_SZ_L, 2, m->hdisplay);
|
m->htotal - m->hdisplay - hquirk);
|
||||||
|
hdmi_reg_writev(hdata, HDMI_TG_HACT_SZ_L, 2, m->hdisplay + hquirk);
|
||||||
hdmi_reg_writev(hdata, HDMI_TG_V_FSZ_L, 2, m->vtotal);
|
hdmi_reg_writev(hdata, HDMI_TG_V_FSZ_L, 2, m->vtotal);
|
||||||
if (hdata->drv_data == &exynos5433_hdmi_driver_data)
|
if (hdata->drv_data == &exynos5433_hdmi_driver_data)
|
||||||
hdmi_reg_writeb(hdata, HDMI_TG_DECON_EN, 1);
|
hdmi_reg_writeb(hdata, HDMI_TG_DECON_EN, 1);
|
||||||
|
|
Loading…
Reference in New Issue