UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

dt-bindings: reset: ocelot: Add Sparx5 support 

This adds the support for the Sparx5 SoC.

Signed-off-by: Lars Povlsen <lars.povlsen@microchip.com>
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Sebastian Reichel <sebastian.reichel@collabora.com>
This commit is contained in:
Lars Povlsen 2020-10-06 22:03:14 +02:00 committed by Sebastian Reichel
parent 8ae237ec0a
commit 312e95c6e9
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
Documentation/devicetree/bindings/power/reset/ocelot-reset.txt
View File

@ -1,10 +1,13 @@
Microsemi Ocelot reset controller Microsemi Ocelot reset controller
The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the The DEVCPU_GCB:CHIP_REGS have a SOFT_RST register that can be used to reset the
SoC MIPS core. SoC core.
The reset registers are both present in the MSCC vcoreiii MIPS and
microchip Sparx5 armv8 SoC's.
Required Properties: Required Properties:
- compatible: "mscc,ocelot-chip-reset" - compatible: "mscc,ocelot-chip-reset" or "microchip,sparx5-chip-reset"
Example: Example:
reset@1070008 { reset@1070008 {

1
MAINTAINERS
View File

@ -11515,6 +11515,7 @@ M: Microchip Linux Driver Support <UNGLinuxDriver@microchip.com>
L: linux-mips@vger.kernel.org L: linux-mips@vger.kernel.org
S: Supported S: Supported
F: Documentation/devicetree/bindings/mips/mscc.txt F: Documentation/devicetree/bindings/mips/mscc.txt
F: Documentation/devicetree/bindings/power/reset/ocelot-reset.txt
F: arch/mips/boot/dts/mscc/ F: arch/mips/boot/dts/mscc/
F: arch/mips/configs/generic/board-ocelot.config F: arch/mips/configs/generic/board-ocelot.config
F: arch/mips/generic/board-ocelot.c F: arch/mips/generic/board-ocelot.c