drm/amdgpu/soc15: initialize reg base for vega12
Initialize the IP offsets for vega12. Acked-by: Christian König <christian.koenig@amd.com> Signed-off-by: Hawking Zhang <Hawking.Zhang@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
f559fe2bc1
commit
3084eb0011
|
@ -508,6 +508,7 @@ int soc15_set_ip_blocks(struct amdgpu_device *adev)
|
|||
/* Set IP register base before any HW register access */
|
||||
switch (adev->asic_type) {
|
||||
case CHIP_VEGA10:
|
||||
case CHIP_VEGA12:
|
||||
case CHIP_RAVEN:
|
||||
vega10_reg_base_init(adev);
|
||||
break;
|
||||
|
|
Loading…
Reference in New Issue