ARM: dts: rockchip: initialize rk3066 PLL clock rate
Initialize PLL, cpu bus and peripherial bus rate while kernel init. No other module does than. This gives us performance boost observable for example in mmc transfers. Signed-off-by: Paweł Jarosz <paweljarosz3691@gmail.com> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
This commit is contained in:
parent
30522550d0
commit
305b54750d
|
@ -151,6 +151,14 @@
|
|||
|
||||
#clock-cells = <1>;
|
||||
#reset-cells = <1>;
|
||||
assigned-clocks = <&cru PLL_CPLL>, <&cru PLL_GPLL>,
|
||||
<&cru ACLK_CPU>, <&cru HCLK_CPU>,
|
||||
<&cru PCLK_CPU>, <&cru ACLK_PERI>,
|
||||
<&cru HCLK_PERI>, <&cru PCLK_PERI>;
|
||||
assigned-clock-rates = <400000000>, <594000000>,
|
||||
<300000000>, <150000000>,
|
||||
<75000000>, <300000000>,
|
||||
<150000000>, <75000000>;
|
||||
};
|
||||
|
||||
timer@2000e000 {
|
||||
|
|
Loading…
Reference in New Issue