MIPS: microMIPS: Add instruction formats.
Add structures for all the microMIPS instructions. Also add the enumerations for all the bit fields for opcodes, functions, etc. Signed-off-by: Steven J. Hill <sjhill@mips.com> Cc: linux-mips@linux-mips.org Cc: cernekee@gmail.com Cc: kevink@paralogos.com Cc: ddaney.cavm@gmail.com Patchwork: https://patchwork.linux-mips.org/patch/4921/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org> (cherry picked from commit d7f19e43a4337d4d40ff5e241172912130d06a4c)
This commit is contained in:
Steven J. Hill
Steven J. Hill
parent
41ef2d5678
commit
2aa9fd06e2
|
|
@ -7,6 +7,7 @@
|
|||
*
|
||||
* Copyright (C) 1996, 2000 by Ralf Baechle
|
||||
* Copyright (C) 2006 by Thiemo Seufer
|
||||
* Copyright (C) 2012 MIPS Technologies, Inc. All rights reserved.
|
||||
*/
|
||||
#ifndef _UAPI_ASM_INST_H
|
||||
#define _UAPI_ASM_INST_H
|
||||
|
|
@ -192,6 +193,236 @@ enum lx_func {
|
|||
lbx_op = 0x16,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) Major opcodes.
|
||||
*/
|
||||
enum mm_major_op {
|
||||
mm_pool32a_op, mm_pool16a_op, mm_lbu16_op, mm_move16_op,
|
||||
mm_addi32_op, mm_lbu32_op, mm_sb32_op, mm_lb32_op,
|
||||
mm_pool32b_op, mm_pool16b_op, mm_lhu16_op, mm_andi16_op,
|
||||
mm_addiu32_op, mm_lhu32_op, mm_sh32_op, mm_lh32_op,
|
||||
mm_pool32i_op, mm_pool16c_op, mm_lwsp16_op, mm_pool16d_op,
|
||||
mm_ori32_op, mm_pool32f_op, mm_reserved1_op, mm_reserved2_op,
|
||||
mm_pool32c_op, mm_lwgp16_op, mm_lw16_op, mm_pool16e_op,
|
||||
mm_xori32_op, mm_jals32_op, mm_addiupc_op, mm_reserved3_op,
|
||||
mm_reserved4_op, mm_pool16f_op, mm_sb16_op, mm_beqz16_op,
|
||||
mm_slti32_op, mm_beq32_op, mm_swc132_op, mm_lwc132_op,
|
||||
mm_reserved5_op, mm_reserved6_op, mm_sh16_op, mm_bnez16_op,
|
||||
mm_sltiu32_op, mm_bne32_op, mm_sdc132_op, mm_ldc132_op,
|
||||
mm_reserved7_op, mm_reserved8_op, mm_swsp16_op, mm_b16_op,
|
||||
mm_andi32_op, mm_j32_op, mm_sd32_op, mm_ld32_op,
|
||||
mm_reserved11_op, mm_reserved12_op, mm_sw16_op, mm_li16_op,
|
||||
mm_jalx32_op, mm_jal32_op, mm_sw32_op, mm_lw32_op,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32I minor opcodes.
|
||||
*/
|
||||
enum mm_32i_minor_op {
|
||||
mm_bltz_op, mm_bltzal_op, mm_bgez_op, mm_bgezal_op,
|
||||
mm_blez_op, mm_bnezc_op, mm_bgtz_op, mm_beqzc_op,
|
||||
mm_tlti_op, mm_tgei_op, mm_tltiu_op, mm_tgeiu_op,
|
||||
mm_tnei_op, mm_lui_op, mm_teqi_op, mm_reserved13_op,
|
||||
mm_synci_op, mm_bltzals_op, mm_reserved14_op, mm_bgezals_op,
|
||||
mm_bc2f_op, mm_bc2t_op, mm_reserved15_op, mm_reserved16_op,
|
||||
mm_reserved17_op, mm_reserved18_op, mm_bposge64_op, mm_bposge32_op,
|
||||
mm_bc1f_op, mm_bc1t_op, mm_reserved19_op, mm_reserved20_op,
|
||||
mm_bc1any2f_op, mm_bc1any2t_op, mm_bc1any4f_op, mm_bc1any4t_op,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32A minor opcodes.
|
||||
*/
|
||||
enum mm_32a_minor_op {
|
||||
mm_sll32_op = 0x000,
|
||||
mm_ins_op = 0x00c,
|
||||
mm_ext_op = 0x02c,
|
||||
mm_pool32axf_op = 0x03c,
|
||||
mm_srl32_op = 0x040,
|
||||
mm_sra_op = 0x080,
|
||||
mm_rotr_op = 0x0c0,
|
||||
mm_lwxs_op = 0x118,
|
||||
mm_addu32_op = 0x150,
|
||||
mm_subu32_op = 0x1d0,
|
||||
mm_and_op = 0x250,
|
||||
mm_or32_op = 0x290,
|
||||
mm_xor32_op = 0x310,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32B functions.
|
||||
*/
|
||||
enum mm_32b_func {
|
||||
mm_lwc2_func = 0x0,
|
||||
mm_lwp_func = 0x1,
|
||||
mm_ldc2_func = 0x2,
|
||||
mm_ldp_func = 0x4,
|
||||
mm_lwm32_func = 0x5,
|
||||
mm_cache_func = 0x6,
|
||||
mm_ldm_func = 0x7,
|
||||
mm_swc2_func = 0x8,
|
||||
mm_swp_func = 0x9,
|
||||
mm_sdc2_func = 0xa,
|
||||
mm_sdp_func = 0xc,
|
||||
mm_swm32_func = 0xd,
|
||||
mm_sdm_func = 0xf,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32C functions.
|
||||
*/
|
||||
enum mm_32c_func {
|
||||
mm_pref_func = 0x2,
|
||||
mm_ll_func = 0x3,
|
||||
mm_swr_func = 0x9,
|
||||
mm_sc_func = 0xb,
|
||||
mm_lwu_func = 0xe,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32AXF minor opcodes.
|
||||
*/
|
||||
enum mm_32axf_minor_op {
|
||||
mm_mfc0_op = 0x003,
|
||||
mm_mtc0_op = 0x00b,
|
||||
mm_tlbp_op = 0x00d,
|
||||
mm_jalr_op = 0x03c,
|
||||
mm_tlbr_op = 0x04d,
|
||||
mm_jalrhb_op = 0x07c,
|
||||
mm_tlbwi_op = 0x08d,
|
||||
mm_tlbwr_op = 0x0cd,
|
||||
mm_jalrs_op = 0x13c,
|
||||
mm_jalrshb_op = 0x17c,
|
||||
mm_syscall_op = 0x22d,
|
||||
mm_eret_op = 0x3cd,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32F minor opcodes.
|
||||
*/
|
||||
enum mm_32f_minor_op {
|
||||
mm_32f_00_op = 0x00,
|
||||
mm_32f_01_op = 0x01,
|
||||
mm_32f_02_op = 0x02,
|
||||
mm_32f_10_op = 0x08,
|
||||
mm_32f_11_op = 0x09,
|
||||
mm_32f_12_op = 0x0a,
|
||||
mm_32f_20_op = 0x10,
|
||||
mm_32f_30_op = 0x18,
|
||||
mm_32f_40_op = 0x20,
|
||||
mm_32f_41_op = 0x21,
|
||||
mm_32f_42_op = 0x22,
|
||||
mm_32f_50_op = 0x28,
|
||||
mm_32f_51_op = 0x29,
|
||||
mm_32f_52_op = 0x2a,
|
||||
mm_32f_60_op = 0x30,
|
||||
mm_32f_70_op = 0x38,
|
||||
mm_32f_73_op = 0x3b,
|
||||
mm_32f_74_op = 0x3c,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32F secondary minor opcodes.
|
||||
*/
|
||||
enum mm_32f_10_minor_op {
|
||||
mm_lwxc1_op = 0x1,
|
||||
mm_swxc1_op,
|
||||
mm_ldxc1_op,
|
||||
mm_sdxc1_op,
|
||||
mm_luxc1_op,
|
||||
mm_suxc1_op,
|
||||
};
|
||||
|
||||
enum mm_32f_func {
|
||||
mm_lwxc1_func = 0x048,
|
||||
mm_swxc1_func = 0x088,
|
||||
mm_ldxc1_func = 0x0c8,
|
||||
mm_sdxc1_func = 0x108,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32F secondary minor opcodes.
|
||||
*/
|
||||
enum mm_32f_40_minor_op {
|
||||
mm_fmovf_op,
|
||||
mm_fmovt_op,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32F secondary minor opcodes.
|
||||
*/
|
||||
enum mm_32f_60_minor_op {
|
||||
mm_fadd_op,
|
||||
mm_fsub_op,
|
||||
mm_fmul_op,
|
||||
mm_fdiv_op,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32F secondary minor opcodes.
|
||||
*/
|
||||
enum mm_32f_70_minor_op {
|
||||
mm_fmovn_op,
|
||||
mm_fmovz_op,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL32FXF secondary minor opcodes for POOL32F.
|
||||
*/
|
||||
enum mm_32f_73_minor_op {
|
||||
mm_fmov0_op = 0x01,
|
||||
mm_fcvtl_op = 0x04,
|
||||
mm_movf0_op = 0x05,
|
||||
mm_frsqrt_op = 0x08,
|
||||
mm_ffloorl_op = 0x0c,
|
||||
mm_fabs0_op = 0x0d,
|
||||
mm_fcvtw_op = 0x24,
|
||||
mm_movt0_op = 0x25,
|
||||
mm_fsqrt_op = 0x28,
|
||||
mm_ffloorw_op = 0x2c,
|
||||
mm_fneg0_op = 0x2d,
|
||||
mm_cfc1_op = 0x40,
|
||||
mm_frecip_op = 0x48,
|
||||
mm_fceill_op = 0x4c,
|
||||
mm_fcvtd0_op = 0x4d,
|
||||
mm_ctc1_op = 0x60,
|
||||
mm_fceilw_op = 0x6c,
|
||||
mm_fcvts0_op = 0x6d,
|
||||
mm_mfc1_op = 0x80,
|
||||
mm_fmov1_op = 0x81,
|
||||
mm_movf1_op = 0x85,
|
||||
mm_ftruncl_op = 0x8c,
|
||||
mm_fabs1_op = 0x8d,
|
||||
mm_mtc1_op = 0xa0,
|
||||
mm_movt1_op = 0xa5,
|
||||
mm_ftruncw_op = 0xac,
|
||||
mm_fneg1_op = 0xad,
|
||||
mm_froundl_op = 0xcc,
|
||||
mm_fcvtd1_op = 0xcd,
|
||||
mm_froundw_op = 0xec,
|
||||
mm_fcvts1_op = 0xed,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL16C minor opcodes.
|
||||
*/
|
||||
enum mm_16c_minor_op {
|
||||
mm_lwm16_op = 0x04,
|
||||
mm_swm16_op = 0x05,
|
||||
mm_jr16_op = 0x18,
|
||||
mm_jrc_op = 0x1a,
|
||||
mm_jalr16_op = 0x1c,
|
||||
mm_jalrs16_op = 0x1e,
|
||||
};
|
||||
|
||||
/*
|
||||
* (microMIPS) POOL16D minor opcodes.
|
||||
*/
|
||||
enum mm_16d_minor_op {
|
||||
mm_addius5_func,
|
||||
mm_addiusp_func,
|
||||
};
|
||||
|
||||
/*
|
||||
* Damn ... bitfields depend from byteorder :-(
|
||||
*/
|
||||
|
|
@ -311,6 +542,204 @@ struct v_format { /* MDMX vector format */
|
|||
;)))))))
|
||||
};
|
||||
|
||||
/*
|
||||
* microMIPS instruction formats (32-bit length)
|
||||
*
|
||||
* NOTE:
|
||||
* Parenthesis denote whether the format is a microMIPS instruction or
|
||||
* if it is MIPS32 instruction re-encoded for use in the microMIPS ASE.
|
||||
*/
|
||||
struct fb_format { /* FPU branch format (MIPS32) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int bc : 5,
|
||||
BITFIELD_FIELD(unsigned int cc : 3,
|
||||
BITFIELD_FIELD(unsigned int flag : 2,
|
||||
BITFIELD_FIELD(signed int simmediate : 16,
|
||||
;)))))
|
||||
};
|
||||
|
||||
struct fp0_format { /* FPU multiply and add format (MIPS32) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int fmt : 5,
|
||||
BITFIELD_FIELD(unsigned int ft : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int fd : 5,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))
|
||||
};
|
||||
|
||||
struct mm_fp0_format { /* FPU multipy and add format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int ft : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int fd : 5,
|
||||
BITFIELD_FIELD(unsigned int fmt : 3,
|
||||
BITFIELD_FIELD(unsigned int op : 2,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;)))))))
|
||||
};
|
||||
|
||||
struct fp1_format { /* FPU mfc1 and cfc1 format (MIPS32) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int op : 5,
|
||||
BITFIELD_FIELD(unsigned int rt : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int fd : 5,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))
|
||||
};
|
||||
|
||||
struct mm_fp1_format { /* FPU mfc1 and cfc1 format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rt : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int fmt : 2,
|
||||
BITFIELD_FIELD(unsigned int op : 8,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))
|
||||
};
|
||||
|
||||
struct mm_fp2_format { /* FPU movt and movf format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int fd : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int cc : 3,
|
||||
BITFIELD_FIELD(unsigned int zero : 2,
|
||||
BITFIELD_FIELD(unsigned int fmt : 2,
|
||||
BITFIELD_FIELD(unsigned int op : 3,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))))
|
||||
};
|
||||
|
||||
struct mm_fp3_format { /* FPU abs and neg format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rt : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int fmt : 3,
|
||||
BITFIELD_FIELD(unsigned int op : 7,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))
|
||||
};
|
||||
|
||||
struct mm_fp4_format { /* FPU c.cond format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rt : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int cc : 3,
|
||||
BITFIELD_FIELD(unsigned int fmt : 3,
|
||||
BITFIELD_FIELD(unsigned int cond : 4,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;)))))))
|
||||
};
|
||||
|
||||
struct mm_fp5_format { /* FPU lwxc1 and swxc1 format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int index : 5,
|
||||
BITFIELD_FIELD(unsigned int base : 5,
|
||||
BITFIELD_FIELD(unsigned int fd : 5,
|
||||
BITFIELD_FIELD(unsigned int op : 5,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))
|
||||
};
|
||||
|
||||
struct fp6_format { /* FPU madd and msub format (MIPS IV) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int fr : 5,
|
||||
BITFIELD_FIELD(unsigned int ft : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int fd : 5,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))
|
||||
};
|
||||
|
||||
struct mm_fp6_format { /* FPU madd and msub format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int ft : 5,
|
||||
BITFIELD_FIELD(unsigned int fs : 5,
|
||||
BITFIELD_FIELD(unsigned int fd : 5,
|
||||
BITFIELD_FIELD(unsigned int fr : 5,
|
||||
BITFIELD_FIELD(unsigned int func : 6,
|
||||
;))))))
|
||||
};
|
||||
|
||||
struct mm_i_format { /* Immediate format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rt : 5,
|
||||
BITFIELD_FIELD(unsigned int rs : 5,
|
||||
BITFIELD_FIELD(signed int simmediate : 16,
|
||||
;))))
|
||||
};
|
||||
|
||||
struct mm_m_format { /* Multi-word load/store format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rd : 5,
|
||||
BITFIELD_FIELD(unsigned int base : 5,
|
||||
BITFIELD_FIELD(unsigned int func : 4,
|
||||
BITFIELD_FIELD(signed int simmediate : 12,
|
||||
;)))))
|
||||
};
|
||||
|
||||
struct mm_x_format { /* Scaled indexed load format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int index : 5,
|
||||
BITFIELD_FIELD(unsigned int base : 5,
|
||||
BITFIELD_FIELD(unsigned int rd : 5,
|
||||
BITFIELD_FIELD(unsigned int func : 11,
|
||||
;)))))
|
||||
};
|
||||
|
||||
/*
|
||||
* microMIPS instruction formats (16-bit length)
|
||||
*/
|
||||
struct mm_b0_format { /* Unconditional branch format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(signed int simmediate : 10,
|
||||
BITFIELD_FIELD(unsigned int : 16, /* Ignored */
|
||||
;)))
|
||||
};
|
||||
|
||||
struct mm_b1_format { /* Conditional branch format (microMIPS) */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rs : 3,
|
||||
BITFIELD_FIELD(signed int simmediate : 7,
|
||||
BITFIELD_FIELD(unsigned int : 16, /* Ignored */
|
||||
;))))
|
||||
};
|
||||
|
||||
struct mm16_m_format { /* Multi-word load/store format */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int func : 4,
|
||||
BITFIELD_FIELD(unsigned int rlist : 2,
|
||||
BITFIELD_FIELD(unsigned int imm : 4,
|
||||
BITFIELD_FIELD(unsigned int : 16, /* Ignored */
|
||||
;)))))
|
||||
};
|
||||
|
||||
struct mm16_rb_format { /* Signed immediate format */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rt : 3,
|
||||
BITFIELD_FIELD(unsigned int base : 3,
|
||||
BITFIELD_FIELD(signed int simmediate : 4,
|
||||
BITFIELD_FIELD(unsigned int : 16, /* Ignored */
|
||||
;)))))
|
||||
};
|
||||
|
||||
struct mm16_r3_format { /* Load from global pointer format */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rt : 3,
|
||||
BITFIELD_FIELD(signed int simmediate : 7,
|
||||
BITFIELD_FIELD(unsigned int : 16, /* Ignored */
|
||||
;))))
|
||||
};
|
||||
|
||||
struct mm16_r5_format { /* Load/store from stack pointer format */
|
||||
BITFIELD_FIELD(unsigned int opcode : 6,
|
||||
BITFIELD_FIELD(unsigned int rt : 5,
|
||||
BITFIELD_FIELD(signed int simmediate : 5,
|
||||
BITFIELD_FIELD(unsigned int : 16, /* Ignored */
|
||||
;))))
|
||||
};
|
||||
|
||||
union mips_instruction {
|
||||
unsigned int word;
|
||||
unsigned short halfword[2];
|
||||
|
|
@ -326,6 +755,26 @@ union mips_instruction {
|
|||
struct b_format b_format;
|
||||
struct ps_format ps_format;
|
||||
struct v_format v_format;
|
||||
struct fb_format fb_format;
|
||||
struct fp0_format fp0_format;
|
||||
struct mm_fp0_format mm_fp0_format;
|
||||
struct fp1_format fp1_format;
|
||||
struct mm_fp1_format mm_fp1_format;
|
||||
struct mm_fp2_format mm_fp2_format;
|
||||
struct mm_fp3_format mm_fp3_format;
|
||||
struct mm_fp4_format mm_fp4_format;
|
||||
struct mm_fp5_format mm_fp5_format;
|
||||
struct fp6_format fp6_format;
|
||||
struct mm_fp6_format mm_fp6_format;
|
||||
struct mm_i_format mm_i_format;
|
||||
struct mm_m_format mm_m_format;
|
||||
struct mm_x_format mm_x_format;
|
||||
struct mm_b0_format mm_b0_format;
|
||||
struct mm_b1_format mm_b1_format;
|
||||
struct mm16_m_format mm16_m_format ;
|
||||
struct mm16_rb_format mm16_rb_format;
|
||||
struct mm16_r3_format mm16_r3_format;
|
||||
struct mm16_r5_format mm16_r5_format;
|
||||
};
|
||||
|
||||
#endif /* _UAPI_ASM_INST_H */
|
||||
|
|
|
|||
Loading…
Reference in New Issue