arm64: dts: agilex: use the compatible "intel,socfpga-agilex-hsotg"
The DWC2 USB controller on the Agilex platform does not support clock gating, so use the chip specific "intel,socfpga-agilex-hsotg" compatible. Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
This commit is contained in:
parent
728390fce4
commit
268a491aeb
|
@ -502,7 +502,7 @@
|
||||||
};
|
};
|
||||||
|
|
||||||
usb0: usb@ffb00000 {
|
usb0: usb@ffb00000 {
|
||||||
compatible = "snps,dwc2";
|
compatible = "intel,socfpga-agilex-hsotg", "snps,dwc2";
|
||||||
reg = <0xffb00000 0x40000>;
|
reg = <0xffb00000 0x40000>;
|
||||||
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
phys = <&usbphy0>;
|
phys = <&usbphy0>;
|
||||||
|
@ -515,7 +515,7 @@
|
||||||
};
|
};
|
||||||
|
|
||||||
usb1: usb@ffb40000 {
|
usb1: usb@ffb40000 {
|
||||||
compatible = "snps,dwc2";
|
compatible = "intel,socfpga-agilex-hsotg", "snps,dwc2";
|
||||||
reg = <0xffb40000 0x40000>;
|
reg = <0xffb40000 0x40000>;
|
||||||
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
phys = <&usbphy0>;
|
phys = <&usbphy0>;
|
||||||
|
|
Loading…
Reference in New Issue