UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

PCI: mobiveil: Introduce a new structure mobiveil_root_port 

The Mobiveil PCIe controller can work in either Root Complex
mode or Endpoint mode.

Introduce a new structure mobiveil_root_port and abstract the
RC related members into it so that the code can be used by both
modes.

Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Reviewed-by: Andrew Murray <amurray@thegoodpenguin.co.uk>
This commit is contained in:
Hou Zhiqiang 2020-02-13 12:06:32 +08:00 committed by Lorenzo Pieralisi
parent bb6d3fb354
commit 1f442218d6
1 changed files with 60 additions and 39 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

99
drivers/pci/controller/pcie-mobiveil.c
View File

@ -3,7 +3,10 @@
* PCIe host controller driver for Mobiveil PCIe Host controller * PCIe host controller driver for Mobiveil PCIe Host controller
* *
* Copyright (c) 2018 Mobiveil Inc. * Copyright (c) 2018 Mobiveil Inc.
* Copyright 2019-2020 NXP
*
* Author: Subrahmanya Lingappa <l.subrahmanya@mobiveil.co.in> * Author: Subrahmanya Lingappa <l.subrahmanya@mobiveil.co.in>
* Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
*/ */
#include <linux/delay.h> #include <linux/delay.h>
@ -138,22 +141,27 @@ struct mobiveil_msi { /* MSI information */
DECLARE_BITMAP(msi_irq_in_use, PCI_NUM_MSI); DECLARE_BITMAP(msi_irq_in_use, PCI_NUM_MSI);
}; };
struct mobiveil_root_port {
char root_bus_nr;
void __iomem *config_axi_slave_base; /* endpoint config base */
struct resource *ob_io_res;
int irq;
raw_spinlock_t intx_mask_lock;
struct irq_domain *intx_domain;
struct mobiveil_msi msi;
struct pci_host_bridge *bridge;
};
struct mobiveil_pcie { struct mobiveil_pcie {
struct platform_device *pdev; struct platform_device *pdev;
void __iomem *config_axi_slave_base; /* endpoint config base */
void __iomem *csr_axi_slave_base; /* root port config base */ void __iomem *csr_axi_slave_base; /* root port config base */
void __iomem *apb_csr_base; /* MSI register base */ void __iomem *apb_csr_base; /* MSI register base */
phys_addr_t pcie_reg_base; /* Physical PCIe Controller Base */ phys_addr_t pcie_reg_base; /* Physical PCIe Controller Base */
struct irq_domain *intx_domain;
raw_spinlock_t intx_mask_lock;
int irq;
int apio_wins; int apio_wins;
int ppio_wins; int ppio_wins;
int ob_wins_configured; /* configured outbound windows */ int ob_wins_configured; /* configured outbound windows */
int ib_wins_configured; /* configured inbound windows */ int ib_wins_configured; /* configured inbound windows */
struct resource *ob_io_res; struct mobiveil_root_port rp;
char root_bus_nr;
struct mobiveil_msi msi;
}; };
/* /*
@ -281,16 +289,17 @@ static bool mobiveil_pcie_link_up(struct mobiveil_pcie *pcie)
static bool mobiveil_pcie_valid_device(struct pci_bus *bus, unsigned int devfn) static bool mobiveil_pcie_valid_device(struct pci_bus *bus, unsigned int devfn)
{ {
struct mobiveil_pcie *pcie = bus->sysdata; struct mobiveil_pcie *pcie = bus->sysdata;
struct mobiveil_root_port *rp = &pcie->rp;
/* Only one device down on each root port */ /* Only one device down on each root port */
if ((bus->number == pcie->root_bus_nr) && (devfn > 0)) if ((bus->number == rp->root_bus_nr) && (devfn > 0))
return false; return false;
/* /*
* Do not read more than one device on the bus directly * Do not read more than one device on the bus directly
* attached to RC * attached to RC
*/ */
if ((bus->primary == pcie->root_bus_nr) && (PCI_SLOT(devfn) > 0)) if ((bus->primary == rp->root_bus_nr) && (PCI_SLOT(devfn) > 0))
return false; return false;
return true; return true;
@ -304,13 +313,14 @@ static void __iomem *mobiveil_pcie_map_bus(struct pci_bus *bus,
unsigned int devfn, int where) unsigned int devfn, int where)
{ {
struct mobiveil_pcie *pcie = bus->sysdata; struct mobiveil_pcie *pcie = bus->sysdata;
struct mobiveil_root_port *rp = &pcie->rp;
u32 value; u32 value;
if (!mobiveil_pcie_valid_device(bus, devfn)) if (!mobiveil_pcie_valid_device(bus, devfn))
return NULL; return NULL;
/* RC config access */ /* RC config access */
if (bus->number == pcie->root_bus_nr) if (bus->number == rp->root_bus_nr)
return pcie->csr_axi_slave_base + where; return pcie->csr_axi_slave_base + where;
/* /*
@ -325,7 +335,7 @@ static void __iomem *mobiveil_pcie_map_bus(struct pci_bus *bus,
mobiveil_csr_writel(pcie, value, PAB_AXI_AMAP_PEX_WIN_L(WIN_NUM_0)); mobiveil_csr_writel(pcie, value, PAB_AXI_AMAP_PEX_WIN_L(WIN_NUM_0));
return pcie->config_axi_slave_base + where; return rp->config_axi_slave_base + where;
} }
static struct pci_ops mobiveil_pcie_ops = { static struct pci_ops mobiveil_pcie_ops = {
@ -339,7 +349,8 @@ static void mobiveil_pcie_isr(struct irq_desc *desc)
struct irq_chip *chip = irq_desc_get_chip(desc); struct irq_chip *chip = irq_desc_get_chip(desc);
struct mobiveil_pcie *pcie = irq_desc_get_handler_data(desc); struct mobiveil_pcie *pcie = irq_desc_get_handler_data(desc);
struct device *dev = &pcie->pdev->dev; struct device *dev = &pcie->pdev->dev;
struct mobiveil_msi *msi = &pcie->msi; struct mobiveil_root_port *rp = &pcie->rp;
struct mobiveil_msi *msi = &rp->msi;
u32 msi_data, msi_addr_lo, msi_addr_hi; u32 msi_data, msi_addr_lo, msi_addr_hi;
u32 intr_status, msi_status; u32 intr_status, msi_status;
unsigned long shifted_status; unsigned long shifted_status;
@ -365,7 +376,7 @@ static void mobiveil_pcie_isr(struct irq_desc *desc)
shifted_status >>= PAB_INTX_START; shifted_status >>= PAB_INTX_START;
do { do {
for_each_set_bit(bit, &shifted_status, PCI_NUM_INTX) { for_each_set_bit(bit, &shifted_status, PCI_NUM_INTX) {
virq = irq_find_mapping(pcie->intx_domain, virq = irq_find_mapping(rp->intx_domain,
bit + 1); bit + 1);
if (virq) if (virq)
generic_handle_irq(virq); generic_handle_irq(virq);
@ -424,15 +435,16 @@ static int mobiveil_pcie_parse_dt(struct mobiveil_pcie *pcie)
struct device *dev = &pcie->pdev->dev; struct device *dev = &pcie->pdev->dev;
struct platform_device *pdev = pcie->pdev; struct platform_device *pdev = pcie->pdev;
struct device_node *node = dev->of_node; struct device_node *node = dev->of_node;
struct mobiveil_root_port *rp = &pcie->rp;
struct resource *res; struct resource *res;
/* map config resource */ /* map config resource */
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
"config_axi_slave"); "config_axi_slave");
pcie->config_axi_slave_base = devm_pci_remap_cfg_resource(dev, res); rp->config_axi_slave_base = devm_pci_remap_cfg_resource(dev, res);
if (IS_ERR(pcie->config_axi_slave_base)) if (IS_ERR(rp->config_axi_slave_base))
return PTR_ERR(pcie->config_axi_slave_base); return PTR_ERR(rp->config_axi_slave_base);
pcie->ob_io_res = res; rp->ob_io_res = res;
/* map csr resource */ /* map csr resource */
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, res = platform_get_resource_byname(pdev, IORESOURCE_MEM,
@ -455,9 +467,9 @@ static int mobiveil_pcie_parse_dt(struct mobiveil_pcie *pcie)
if (of_property_read_u32(node, "ppio-wins", &pcie->ppio_wins)) if (of_property_read_u32(node, "ppio-wins", &pcie->ppio_wins))
pcie->ppio_wins = MAX_PIO_WINDOWS; pcie->ppio_wins = MAX_PIO_WINDOWS;
pcie->irq = platform_get_irq(pdev, 0); rp->irq = platform_get_irq(pdev, 0);
if (pcie->irq <= 0) { if (rp->irq <= 0) {
dev_err(dev, "failed to map IRQ: %d\n", pcie->irq); dev_err(dev, "failed to map IRQ: %d\n", rp->irq);
return -ENODEV; return -ENODEV;
} }
@ -564,9 +576,9 @@ static int mobiveil_bringup_link(struct mobiveil_pcie *pcie)
static void mobiveil_pcie_enable_msi(struct mobiveil_pcie *pcie) static void mobiveil_pcie_enable_msi(struct mobiveil_pcie *pcie)
{ {
phys_addr_t msg_addr = pcie->pcie_reg_base; phys_addr_t msg_addr = pcie->pcie_reg_base;
struct mobiveil_msi *msi = &pcie->msi; struct mobiveil_msi *msi = &pcie->rp.msi;
pcie->msi.num_of_vectors = PCI_NUM_MSI; msi->num_of_vectors = PCI_NUM_MSI;
msi->msi_pages_phys = (phys_addr_t)msg_addr; msi->msi_pages_phys = (phys_addr_t)msg_addr;
writel_relaxed(lower_32_bits(msg_addr), writel_relaxed(lower_32_bits(msg_addr),
@ -579,7 +591,8 @@ static void mobiveil_pcie_enable_msi(struct mobiveil_pcie *pcie)
static int mobiveil_host_init(struct mobiveil_pcie *pcie) static int mobiveil_host_init(struct mobiveil_pcie *pcie)
{ {
struct pci_host_bridge *bridge = pci_host_bridge_from_priv(pcie); struct mobiveil_root_port *rp = &pcie->rp;
struct pci_host_bridge *bridge = rp->bridge;
u32 value, pab_ctrl, type; u32 value, pab_ctrl, type;
struct resource_entry *win; struct resource_entry *win;
@ -629,8 +642,8 @@ static int mobiveil_host_init(struct mobiveil_pcie *pcie)
*/ */
/* config outbound translation window */ /* config outbound translation window */
program_ob_windows(pcie, WIN_NUM_0, pcie->ob_io_res->start, 0, program_ob_windows(pcie, WIN_NUM_0, rp->ob_io_res->start, 0,
CFG_WINDOW_TYPE, resource_size(pcie->ob_io_res)); CFG_WINDOW_TYPE, resource_size(rp->ob_io_res));
/* memory inbound translation window */ /* memory inbound translation window */
program_ib_windows(pcie, WIN_NUM_0, 0, 0, MEM_WINDOW_TYPE, IB_WIN_SIZE); program_ib_windows(pcie, WIN_NUM_0, 0, 0, MEM_WINDOW_TYPE, IB_WIN_SIZE);
@ -667,32 +680,36 @@ static void mobiveil_mask_intx_irq(struct irq_data *data)
{ {
struct irq_desc *desc = irq_to_desc(data->irq); struct irq_desc *desc = irq_to_desc(data->irq);
struct mobiveil_pcie *pcie; struct mobiveil_pcie *pcie;
struct mobiveil_root_port *rp;
unsigned long flags; unsigned long flags;
u32 mask, shifted_val; u32 mask, shifted_val;
pcie = irq_desc_get_chip_data(desc); pcie = irq_desc_get_chip_data(desc);
rp = &pcie->rp;
mask = 1 << ((data->hwirq + PAB_INTX_START) - 1); mask = 1 << ((data->hwirq + PAB_INTX_START) - 1);
raw_spin_lock_irqsave(&pcie->intx_mask_lock, flags); raw_spin_lock_irqsave(&rp->intx_mask_lock, flags);
shifted_val = mobiveil_csr_readl(pcie, PAB_INTP_AMBA_MISC_ENB); shifted_val = mobiveil_csr_readl(pcie, PAB_INTP_AMBA_MISC_ENB);
shifted_val &= ~mask; shifted_val &= ~mask;
mobiveil_csr_writel(pcie, shifted_val, PAB_INTP_AMBA_MISC_ENB); mobiveil_csr_writel(pcie, shifted_val, PAB_INTP_AMBA_MISC_ENB);
raw_spin_unlock_irqrestore(&pcie->intx_mask_lock, flags); raw_spin_unlock_irqrestore(&rp->intx_mask_lock, flags);
} }
static void mobiveil_unmask_intx_irq(struct irq_data *data) static void mobiveil_unmask_intx_irq(struct irq_data *data)
{ {
struct irq_desc *desc = irq_to_desc(data->irq); struct irq_desc *desc = irq_to_desc(data->irq);
struct mobiveil_pcie *pcie; struct mobiveil_pcie *pcie;
struct mobiveil_root_port *rp;
unsigned long flags; unsigned long flags;
u32 shifted_val, mask; u32 shifted_val, mask;
pcie = irq_desc_get_chip_data(desc); pcie = irq_desc_get_chip_data(desc);
rp = &pcie->rp;
mask = 1 << ((data->hwirq + PAB_INTX_START) - 1); mask = 1 << ((data->hwirq + PAB_INTX_START) - 1);
raw_spin_lock_irqsave(&pcie->intx_mask_lock, flags); raw_spin_lock_irqsave(&rp->intx_mask_lock, flags);
shifted_val = mobiveil_csr_readl(pcie, PAB_INTP_AMBA_MISC_ENB); shifted_val = mobiveil_csr_readl(pcie, PAB_INTP_AMBA_MISC_ENB);
shifted_val |= mask; shifted_val |= mask;
mobiveil_csr_writel(pcie, shifted_val, PAB_INTP_AMBA_MISC_ENB); mobiveil_csr_writel(pcie, shifted_val, PAB_INTP_AMBA_MISC_ENB);
raw_spin_unlock_irqrestore(&pcie->intx_mask_lock, flags); raw_spin_unlock_irqrestore(&rp->intx_mask_lock, flags);
} }
static struct irq_chip intx_irq_chip = { static struct irq_chip intx_irq_chip = {
@ -760,7 +777,7 @@ static int mobiveil_irq_msi_domain_alloc(struct irq_domain *domain,
unsigned int nr_irqs, void *args) unsigned int nr_irqs, void *args)
{ {
struct mobiveil_pcie *pcie = domain->host_data; struct mobiveil_pcie *pcie = domain->host_data;
struct mobiveil_msi *msi = &pcie->msi; struct mobiveil_msi *msi = &pcie->rp.msi;
unsigned long bit; unsigned long bit;
WARN_ON(nr_irqs != 1); WARN_ON(nr_irqs != 1);
@ -787,7 +804,7 @@ static void mobiveil_irq_msi_domain_free(struct irq_domain *domain,
{ {
struct irq_data *d = irq_domain_get_irq_data(domain, virq); struct irq_data *d = irq_domain_get_irq_data(domain, virq);
struct mobiveil_pcie *pcie = irq_data_get_irq_chip_data(d); struct mobiveil_pcie *pcie = irq_data_get_irq_chip_data(d);
struct mobiveil_msi *msi = &pcie->msi; struct mobiveil_msi *msi = &pcie->rp.msi;
mutex_lock(&msi->lock); mutex_lock(&msi->lock);
@ -808,9 +825,9 @@ static int mobiveil_allocate_msi_domains(struct mobiveil_pcie *pcie)
{ {
struct device *dev = &pcie->pdev->dev; struct device *dev = &pcie->pdev->dev;
struct fwnode_handle *fwnode = of_node_to_fwnode(dev->of_node); struct fwnode_handle *fwnode = of_node_to_fwnode(dev->of_node);
struct mobiveil_msi *msi = &pcie->msi; struct mobiveil_msi *msi = &pcie->rp.msi;
mutex_init(&pcie->msi.lock); mutex_init(&msi->lock);
msi->dev_domain = irq_domain_add_linear(NULL, msi->num_of_vectors, msi->dev_domain = irq_domain_add_linear(NULL, msi->num_of_vectors,
&msi_domain_ops, pcie); &msi_domain_ops, pcie);
if (!msi->dev_domain) { if (!msi->dev_domain) {
@ -834,18 +851,19 @@ static int mobiveil_pcie_init_irq_domain(struct mobiveil_pcie *pcie)
{ {
struct device *dev = &pcie->pdev->dev; struct device *dev = &pcie->pdev->dev;
struct device_node *node = dev->of_node; struct device_node *node = dev->of_node;
struct mobiveil_root_port *rp = &pcie->rp;
int ret; int ret;
/* setup INTx */ /* setup INTx */
pcie->intx_domain = irq_domain_add_linear(node, PCI_NUM_INTX, rp->intx_domain = irq_domain_add_linear(node, PCI_NUM_INTX,
&intx_domain_ops, pcie); &intx_domain_ops, pcie);
if (!pcie->intx_domain) { if (!rp->intx_domain) {
dev_err(dev, "Failed to get a INTx IRQ domain\n"); dev_err(dev, "Failed to get a INTx IRQ domain\n");
return -ENOMEM; return -ENOMEM;
} }
raw_spin_lock_init(&pcie->intx_mask_lock); raw_spin_lock_init(&rp->intx_mask_lock);
/* setup MSI */ /* setup MSI */
ret = mobiveil_allocate_msi_domains(pcie); ret = mobiveil_allocate_msi_domains(pcie);
@ -862,6 +880,7 @@ static int mobiveil_pcie_probe(struct platform_device *pdev)
struct pci_bus *child; struct pci_bus *child;
struct pci_host_bridge *bridge; struct pci_host_bridge *bridge;
struct device *dev = &pdev->dev; struct device *dev = &pdev->dev;
struct mobiveil_root_port *rp;
int ret; int ret;
/* allocate the PCIe port */ /* allocate the PCIe port */
@ -870,6 +889,8 @@ static int mobiveil_pcie_probe(struct platform_device *pdev)
return -ENOMEM; return -ENOMEM;
pcie = pci_host_bridge_priv(bridge); pcie = pci_host_bridge_priv(bridge);
rp = &pcie->rp;
rp->bridge = bridge;
pcie->pdev = pdev; pcie->pdev = pdev;
@ -904,12 +925,12 @@ static int mobiveil_pcie_probe(struct platform_device *pdev)
return ret; return ret;
} }
irq_set_chained_handler_and_data(pcie->irq, mobiveil_pcie_isr, pcie); irq_set_chained_handler_and_data(rp->irq, mobiveil_pcie_isr, pcie);
/* Initialize bridge */ /* Initialize bridge */
bridge->dev.parent = dev; bridge->dev.parent = dev;
bridge->sysdata = pcie; bridge->sysdata = pcie;
bridge->busnr = pcie->root_bus_nr; bridge->busnr = rp->root_bus_nr;
bridge->ops = &mobiveil_pcie_ops; bridge->ops = &mobiveil_pcie_ops;
bridge->map_irq = of_irq_parse_and_map_pci; bridge->map_irq = of_irq_parse_and_map_pci;
bridge->swizzle_irq = pci_common_swizzle; bridge->swizzle_irq = pci_common_swizzle;