net/mlx5: Define interface bits for fencing UMR wqe
HW can implement UMR wqe re-transmission in various ways. Thus, add HCA cap to distinguish the needed fence for UMR to make sure that the wqe wouldn't fail on mkey checks. Signed-off-by: Max Gurtovoy <maxg@mellanox.com> Acked-by: Leon Romanovsky <leon@kernel.org> Reviewed-by: Christoph Hellwig <hch@lst.de> Signed-off-by: Doug Ledford <dledford@redhat.com>
This commit is contained in:
parent
eed7624552
commit
1410a90ae4
|
@ -766,6 +766,12 @@ enum {
|
|||
MLX5_CAP_PORT_TYPE_ETH = 0x1,
|
||||
};
|
||||
|
||||
enum {
|
||||
MLX5_CAP_UMR_FENCE_STRONG = 0x0,
|
||||
MLX5_CAP_UMR_FENCE_SMALL = 0x1,
|
||||
MLX5_CAP_UMR_FENCE_NONE = 0x2,
|
||||
};
|
||||
|
||||
struct mlx5_ifc_cmd_hca_cap_bits {
|
||||
u8 reserved_at_0[0x80];
|
||||
|
||||
|
@ -875,7 +881,9 @@ struct mlx5_ifc_cmd_hca_cap_bits {
|
|||
u8 reserved_at_202[0x1];
|
||||
u8 ipoib_enhanced_offloads[0x1];
|
||||
u8 ipoib_basic_offloads[0x1];
|
||||
u8 reserved_at_205[0xa];
|
||||
u8 reserved_at_205[0x5];
|
||||
u8 umr_fence[0x2];
|
||||
u8 reserved_at_20c[0x3];
|
||||
u8 drain_sigerr[0x1];
|
||||
u8 cmdif_checksum[0x2];
|
||||
u8 sigerr_cqe[0x1];
|
||||
|
|
Loading…
Reference in New Issue