ath5k: use bit shift operators for cache line size
This matches ath9k, providing consistency when reading both drivers. Signed-off-by: Luis R. Rodriguez <lrodriguez@atheros.com> Signed-off-by: John W. Linville <linville@tuxdriver.com>
This commit is contained in:
parent
aeb63cfd4c
commit
13311b0011
|
@ -471,7 +471,7 @@ ath5k_pci_probe(struct pci_dev *pdev,
|
|||
* DMA to work so force a reasonable value here if it
|
||||
* comes up zero.
|
||||
*/
|
||||
csz = L1_CACHE_BYTES / sizeof(u32);
|
||||
csz = L1_CACHE_BYTES >> 2;
|
||||
pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, csz);
|
||||
}
|
||||
/*
|
||||
|
@ -544,7 +544,7 @@ ath5k_pci_probe(struct pci_dev *pdev,
|
|||
__set_bit(ATH_STAT_INVALID, sc->status);
|
||||
|
||||
sc->iobase = mem; /* So we can unmap it on detach */
|
||||
sc->common.cachelsz = csz * sizeof(u32); /* convert to bytes */
|
||||
sc->common.cachelsz = csz << 2; /* convert to bytes */
|
||||
sc->opmode = NL80211_IFTYPE_STATION;
|
||||
sc->bintval = 1000;
|
||||
mutex_init(&sc->lock);
|
||||
|
|
Loading…
Reference in New Issue