tg3: Fix Read DMA workaround for 5719 A0.
The workaround was mis-applied to all 5719 and 5720 chips. Signed-off-by: Michael Chan <mchan@broadcom.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
8151ad576d
commit
10ce95d6ef
|
@ -9086,8 +9086,7 @@ static int tg3_reset_hw(struct tg3 *tp, int reset_phy)
|
||||||
GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780 ||
|
GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_57780 ||
|
||||||
tg3_flag(tp, 57765_PLUS)) {
|
tg3_flag(tp, 57765_PLUS)) {
|
||||||
val = tr32(TG3_RDMA_RSRVCTRL_REG);
|
val = tr32(TG3_RDMA_RSRVCTRL_REG);
|
||||||
if (GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5719 ||
|
if (tp->pci_chip_rev_id == CHIPREV_ID_5719_A0) {
|
||||||
GET_ASIC_REV(tp->pci_chip_rev_id) == ASIC_REV_5720) {
|
|
||||||
val &= ~(TG3_RDMA_RSRVCTRL_TXMRGN_MASK |
|
val &= ~(TG3_RDMA_RSRVCTRL_TXMRGN_MASK |
|
||||||
TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK |
|
TG3_RDMA_RSRVCTRL_FIFO_LWM_MASK |
|
||||||
TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK);
|
TG3_RDMA_RSRVCTRL_FIFO_HWM_MASK);
|
||||||
|
|
Loading…
Reference in New Issue