m68knommu: remove dead timer int pending code
Remove all the dead timer interrupt checking functions for the ColdFire CPU "timers" hardware that are not used after switching to GENERIC_TIME. Signed-off-by: Greg Ungerer <gerg@uclinux.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
This commit is contained in:
parent
79d8bfb01b
commit
0c6377f878
|
@ -109,20 +109,6 @@ void mcf_settimericr(unsigned int timer, unsigned int level)
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
int mcf_timerirqpending(int timer)
|
||||
{
|
||||
unsigned int imr = 0;
|
||||
|
||||
switch (timer) {
|
||||
case 1: imr = MCFSIM_IMR_TIMER1; break;
|
||||
case 2: imr = MCFSIM_IMR_TIMER2; break;
|
||||
default: break;
|
||||
}
|
||||
return (mcf_getipr() & imr);
|
||||
}
|
||||
|
||||
/***************************************************************************/
|
||||
|
||||
void __init config_BSP(char *commandp, int size)
|
||||
{
|
||||
mcf_setimr(MCFSIM_IMR_MASKALL);
|
||||
|
|
|
@ -108,20 +108,6 @@ void mcf_settimericr(unsigned int timer, unsigned int level)
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
int mcf_timerirqpending(int timer)
|
||||
{
|
||||
unsigned int imr = 0;
|
||||
|
||||
switch (timer) {
|
||||
case 1: imr = MCFSIM_IMR_TIMER1; break;
|
||||
case 2: imr = MCFSIM_IMR_TIMER2; break;
|
||||
default: break;
|
||||
}
|
||||
return (mcf_getipr() & imr);
|
||||
}
|
||||
|
||||
/***************************************************************************/
|
||||
|
||||
void __init config_BSP(char *commandp, int size)
|
||||
{
|
||||
mcf_setimr(MCFSIM_IMR_MASKALL);
|
||||
|
|
|
@ -105,20 +105,6 @@ void mcf_settimericr(unsigned int timer, unsigned int level)
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
int mcf_timerirqpending(int timer)
|
||||
{
|
||||
unsigned int imr = 0;
|
||||
|
||||
switch (timer) {
|
||||
case 1: imr = MCFSIM_IMR_TIMER1; break;
|
||||
case 2: imr = MCFSIM_IMR_TIMER2; break;
|
||||
default: break;
|
||||
}
|
||||
return (mcf_getipr() & imr);
|
||||
}
|
||||
|
||||
/***************************************************************************/
|
||||
|
||||
void __init config_BSP(char *commandp, int size)
|
||||
{
|
||||
mcf_setimr(MCFSIM_IMR_MASKALL);
|
||||
|
|
|
@ -123,19 +123,6 @@ void mcf_settimericr(int timer, int level)
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
int mcf_timerirqpending(int timer)
|
||||
{
|
||||
volatile unsigned long *icrp;
|
||||
|
||||
if ((timer >= 1 ) && (timer <= 4)) {
|
||||
icrp = (volatile unsigned long *) (MCF_MBAR + MCFSIM_ICR1);
|
||||
return (*icrp & (0x8 << ((4 - timer) * 4)));
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
/***************************************************************************/
|
||||
|
||||
void __init config_BSP(char *commandp, int size)
|
||||
{
|
||||
#if defined (CONFIG_MOD5272)
|
||||
|
|
|
@ -119,20 +119,6 @@ void mcf_settimericr(unsigned int timer, unsigned int level)
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
int mcf_timerirqpending(int timer)
|
||||
{
|
||||
unsigned int imr = 0;
|
||||
|
||||
switch (timer) {
|
||||
case 1: imr = MCFSIM_IMR_TIMER1; break;
|
||||
case 2: imr = MCFSIM_IMR_TIMER2; break;
|
||||
default: break;
|
||||
}
|
||||
return (mcf_getipr() & imr);
|
||||
}
|
||||
|
||||
/***************************************************************************/
|
||||
|
||||
void __init config_BSP(char *commandp, int size)
|
||||
{
|
||||
mcf_setimr(MCFSIM_IMR_MASKALL);
|
||||
|
|
|
@ -116,20 +116,6 @@ void mcf_settimericr(unsigned int timer, unsigned int level)
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
int mcf_timerirqpending(int timer)
|
||||
{
|
||||
unsigned int imr = 0;
|
||||
|
||||
switch (timer) {
|
||||
case 1: imr = 0x1; break;
|
||||
case 2: imr = 0x2; break;
|
||||
default: break;
|
||||
}
|
||||
return (mcf_getiprh() & imr);
|
||||
}
|
||||
|
||||
/***************************************************************************/
|
||||
|
||||
void __init config_BSP(char *commandp, int size)
|
||||
{
|
||||
mcf_setimr(MCFSIM_IMR_MASKALL);
|
||||
|
|
|
@ -110,20 +110,6 @@ void mcf_settimericr(unsigned int timer, unsigned int level)
|
|||
|
||||
/***************************************************************************/
|
||||
|
||||
int mcf_timerirqpending(int timer)
|
||||
{
|
||||
unsigned int imr = 0;
|
||||
|
||||
switch (timer) {
|
||||
case 1: imr = MCFSIM_IMR_TIMER1; break;
|
||||
case 2: imr = MCFSIM_IMR_TIMER2; break;
|
||||
default: break;
|
||||
}
|
||||
return (mcf_getipr() & imr);
|
||||
}
|
||||
|
||||
/***************************************************************************/
|
||||
|
||||
void __init config_BSP(char *commandp, int size)
|
||||
{
|
||||
mcf_setimr(MCFSIM_IMR_MASKALL);
|
||||
|
|
Loading…
Reference in New Issue