ARM: 8484/1: Documentation: l2c2x0: Mention separate controllers explicitly
The documentation in l2c2x0.txt is only valid for L2C210/L2C220/L2C310 (also known as PL210/PL220/PL310 and variants). Mention this explicitly. And add a note why this isn't valid for integrated L2 controllers. Signed-off-by: Dirk Behme <dirk.behme@gmail.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
8ecd7f5970
commit
0bed4b7aa0
|
@ -1,7 +1,8 @@
|
||||||
* ARM L2 Cache Controller
|
* ARM L2 Cache Controller
|
||||||
|
|
||||||
ARM cores often have a separate level 2 cache controller. There are various
|
ARM cores often have a separate L2C210/L2C220/L2C310 (also known as PL210/PL220/
|
||||||
implementations of the L2 cache controller with compatible programming models.
|
PL310 and variants) based level 2 cache controller. All these various implementations
|
||||||
|
of the L2 cache controller have compatible programming models (Note 1).
|
||||||
Some of the properties that are just prefixed "cache-*" are taken from section
|
Some of the properties that are just prefixed "cache-*" are taken from section
|
||||||
3.7.3 of the ePAPR v1.1 specification which can be found at:
|
3.7.3 of the ePAPR v1.1 specification which can be found at:
|
||||||
https://www.power.org/wp-content/uploads/2012/06/Power_ePAPR_APPROVED_v1.1.pdf
|
https://www.power.org/wp-content/uploads/2012/06/Power_ePAPR_APPROVED_v1.1.pdf
|
||||||
|
@ -91,3 +92,9 @@ L2: cache-controller {
|
||||||
cache-level = <2>;
|
cache-level = <2>;
|
||||||
interrupts = <45>;
|
interrupts = <45>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
Note 1: The description in this document doesn't apply to integrated L2
|
||||||
|
cache controllers as found in e.g. Cortex-A15/A7/A57/A53. These
|
||||||
|
integrated L2 controllers are assumed to be all preconfigured by
|
||||||
|
early secure boot code. Thus no need to deal with their configuration
|
||||||
|
in the kernel at all.
|
||||||
|
|
Loading…
Reference in New Issue