Samsung DTS ARM changes for v5.15
Add CPU topology to all Exynos DTSI files. -----BEGIN PGP SIGNATURE----- iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmETjzoQHGtyemtAa2Vy bmVsLm9yZwAKCRDBN2bmhouD1/AxD/9I+BF35zzUFFlHSTxsPxMFdP+ciTyjs+SZ D5oVs2lrW/52LptsQRvVgTYsEuzkP0/+L54JqdQVl0mBclP1mei83irbMCaRlGxZ yy/f5tLzQ1pW52x+s7Fg7v/f1Rl5+W9ib0j7jyveuLPydRhqQDxdeWBVTBFo0EQM q99Wi4v798l/ss3z8HBLZJ68Kn161nrcssRkPBW8ZIfSjvTTU14duBbvLC0neVwH FWBtnqdLdrsOXqqC8fTyzgvHZrJyRL0gr6eFkp6+FHjNB7EUMDTaVGc2jRjpMM/M FHhXVHqo+X6XVA4loKpZidgmh7zsQ5/+zch2wKdeYLzdkoFwjyGogn5ckpjtWcQY tLzLQFf248X0dYxh6lxVZxlyaJXBHQWYw4k27IUTgeAhEh6usNKDegKjJ62NWj5g +tYaphxENeZ+Y/yS8dYfJ4tvj9/FO7pg5yu7etBboxgw+8PNqPjwYonSbTrAkR6P 5MXJZu/pzG1b1BZ9vdh9HqLylrvnraQXokjjvwpo3RQHBjLDgM1W7KUj+LOhs/eX MQg32VZP3xLz9FUYTzqinJf8kLFqlh2I3RUb13tLQmWo0TjkSBR9QPsYoeEQ7j3+ M6v1wl39YqOH2VyXgBHJDtRPN0Pf8Njf+Xzqls75XUe6QDQ8PXIwCgBZPB/QHZjV n+EH/ewZVg== =YDU9 -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmEVirYACgkQmmx57+YA GNkVjw//ZROx4Nw4UfmRpu4w8W8UPpNTGadZp6J3AjiLvGLOf3z9BWGwgHiUIo7Q pKwmiTttqJcAPrhwFfjtalx7iSEkl8SuJ+MI2dTo8tb6DZDe3ZAP7WMcJiUipgp0 5IaTTH9wIaEtsO1kGfmZLchBEVSXzf06F4PeP+rrxTPJZPYGRmo441Scw+c+lzRz Q9IsbGq0TytLb7DROVVyke0rFP5hfOTT5dgEmBz6lavmCjv14cafa3o1NxEbyIj1 K0ekJNNrtPIdQfDiiHnHcGmDTGG2iSgqPQtIeQIem9OKFLhqgOQLzKPk+UE7kRJy VRECPqwsN4JdAUo8Pd/hQDdOf+Hcw3oXpdtaldIPQ1x/9WGpl9sQfcDLLZeXlAKJ HFtK6pBexLzqGhEPTk8SjUT/OTmiwthMfst1PR6/RGETwJ6RjYmGjKMhcAeXD4qH EFyHL2rHsQsbQvW5pmm1Ltn0g8LZ0zfIcb/RRXh+u0hlKC2j2DTnH4eaR+B6wTRF h4UeXWFsokqWsYX6bCVuOhnvQ4w9d6rrIGQxn9Io6Ck2Tw3UKnstiPTXsTKX5vwC Hagpte+pt438IAf4eUOEKcY691TTx/vF4f/If5kJ3hCpgJRjQNACyG75I4t5jgoa sEhhkPaUGXjwObVZblN003gBaAhOresT4U4200ShMmHraZX17v0= =588k -----END PGP SIGNATURE----- Merge tag 'samsung-dt-5.15' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux into arm/dt Samsung DTS ARM changes for v5.15 Add CPU topology to all Exynos DTSI files. * tag 'samsung-dt-5.15' of git://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux: ARM: dts: exynos: add CPU topology to Exynos5422 ARM: dts: exynos: add CPU topology to Exynos5420 ARM: dts: exynos: add CPU topology to Exynos5260 ARM: dts: exynos: add CPU topology to Exynos5250 ARM: dts: exynos: add CPU topology to Exynos4412 ARM: dts: exynos: add CPU topology to Exynos4210 ARM: dts: exynos: add CPU topology to Exynos3250 Link: https://lore.kernel.org/r/20210811085128.30103-1-krzysztof.kozlowski@canonical.com Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
commit
0b72a27e1d
|
@ -50,6 +50,17 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu-map {
|
||||
cluster0 {
|
||||
core0 {
|
||||
cpu = <&cpu0>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu1>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cpu0: cpu@0 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
|
|
|
@ -32,6 +32,17 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu-map {
|
||||
cluster0 {
|
||||
core0 {
|
||||
cpu = <&cpu0>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu1>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cpu0: cpu@900 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a9";
|
||||
|
|
|
@ -35,6 +35,23 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu-map {
|
||||
cluster0 {
|
||||
core0 {
|
||||
cpu = <&cpu0>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu1>;
|
||||
};
|
||||
core2 {
|
||||
cpu = <&cpu2>;
|
||||
};
|
||||
core3 {
|
||||
cpu = <&cpu3>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cpu0: cpu@a00 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a9";
|
||||
|
|
|
@ -50,6 +50,17 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu-map {
|
||||
cluster0 {
|
||||
core0 {
|
||||
cpu = <&cpu0>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu1>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cpu0: cpu@0 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a15";
|
||||
|
|
|
@ -34,42 +34,68 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu@0 {
|
||||
cpu-map {
|
||||
cluster0 {
|
||||
core0 {
|
||||
cpu = <&cpu0>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu1>;
|
||||
};
|
||||
};
|
||||
|
||||
cluster1 {
|
||||
core0 {
|
||||
cpu = <&cpu2>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu3>;
|
||||
};
|
||||
core2 {
|
||||
cpu = <&cpu4>;
|
||||
};
|
||||
core3 {
|
||||
cpu = <&cpu5>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cpu0: cpu@0 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a15";
|
||||
reg = <0x0>;
|
||||
cci-control-port = <&cci_control1>;
|
||||
};
|
||||
|
||||
cpu@1 {
|
||||
cpu1: cpu@1 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a15";
|
||||
reg = <0x1>;
|
||||
cci-control-port = <&cci_control1>;
|
||||
};
|
||||
|
||||
cpu@100 {
|
||||
cpu2: cpu@100 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
reg = <0x100>;
|
||||
cci-control-port = <&cci_control0>;
|
||||
};
|
||||
|
||||
cpu@101 {
|
||||
cpu3: cpu@101 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
reg = <0x101>;
|
||||
cci-control-port = <&cci_control0>;
|
||||
};
|
||||
|
||||
cpu@102 {
|
||||
cpu4: cpu@102 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
reg = <0x102>;
|
||||
cci-control-port = <&cci_control0>;
|
||||
};
|
||||
|
||||
cpu@103 {
|
||||
cpu5: cpu@103 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
reg = <0x103>;
|
||||
|
|
|
@ -22,6 +22,38 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu-map {
|
||||
cluster0 {
|
||||
core0 {
|
||||
cpu = <&cpu0>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu1>;
|
||||
};
|
||||
core2 {
|
||||
cpu = <&cpu2>;
|
||||
};
|
||||
core3 {
|
||||
cpu = <&cpu3>;
|
||||
};
|
||||
};
|
||||
|
||||
cluster1 {
|
||||
core0 {
|
||||
cpu = <&cpu4>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu5>;
|
||||
};
|
||||
core2 {
|
||||
cpu = <&cpu6>;
|
||||
};
|
||||
core3 {
|
||||
cpu = <&cpu7>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cpu0: cpu@0 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a15";
|
||||
|
|
|
@ -21,6 +21,38 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
cpu-map {
|
||||
cluster0 {
|
||||
core0 {
|
||||
cpu = <&cpu0>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu1>;
|
||||
};
|
||||
core2 {
|
||||
cpu = <&cpu2>;
|
||||
};
|
||||
core3 {
|
||||
cpu = <&cpu3>;
|
||||
};
|
||||
};
|
||||
|
||||
cluster1 {
|
||||
core0 {
|
||||
cpu = <&cpu4>;
|
||||
};
|
||||
core1 {
|
||||
cpu = <&cpu5>;
|
||||
};
|
||||
core2 {
|
||||
cpu = <&cpu6>;
|
||||
};
|
||||
core3 {
|
||||
cpu = <&cpu7>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
cpu0: cpu@100 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
|
|
Loading…
Reference in New Issue