drm/amdgpu: add module firmware for raven
Fetch correct firmware for raven for gfx and sdma. Signed-off-by: Chunming Zhou <David1.Zhou@amd.com> Reviewed-by: Ken Wang <Qingqing.Wang@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
4456ef4ea6
commit
060d124b06
|
@ -48,6 +48,13 @@ MODULE_FIRMWARE("amdgpu/vega10_mec.bin");
|
|||
MODULE_FIRMWARE("amdgpu/vega10_mec2.bin");
|
||||
MODULE_FIRMWARE("amdgpu/vega10_rlc.bin");
|
||||
|
||||
MODULE_FIRMWARE("amdgpu/raven_ce.bin");
|
||||
MODULE_FIRMWARE("amdgpu/raven_pfp.bin");
|
||||
MODULE_FIRMWARE("amdgpu/raven_me.bin");
|
||||
MODULE_FIRMWARE("amdgpu/raven_mec.bin");
|
||||
MODULE_FIRMWARE("amdgpu/raven_mec2.bin");
|
||||
MODULE_FIRMWARE("amdgpu/raven_rlc.bin");
|
||||
|
||||
static const struct amdgpu_gds_reg_offset amdgpu_gds_reg_offset[] =
|
||||
{
|
||||
{SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_BASE), SOC15_REG_OFFSET(GC, 0, mmGDS_VMID0_SIZE),
|
||||
|
|
|
@ -42,6 +42,7 @@
|
|||
|
||||
MODULE_FIRMWARE("amdgpu/vega10_sdma.bin");
|
||||
MODULE_FIRMWARE("amdgpu/vega10_sdma1.bin");
|
||||
MODULE_FIRMWARE("amdgpu/raven_sdma.bin");
|
||||
|
||||
static void sdma_v4_0_set_ring_funcs(struct amdgpu_device *adev);
|
||||
static void sdma_v4_0_set_buffer_funcs(struct amdgpu_device *adev);
|
||||
|
@ -1074,7 +1075,10 @@ static int sdma_v4_0_early_init(void *handle)
|
|||
{
|
||||
struct amdgpu_device *adev = (struct amdgpu_device *)handle;
|
||||
|
||||
adev->sdma.num_instances = 2;
|
||||
if (adev->asic_type == CHIP_RAVEN)
|
||||
adev->sdma.num_instances = 1;
|
||||
else
|
||||
adev->sdma.num_instances = 2;
|
||||
|
||||
sdma_v4_0_set_ring_funcs(adev);
|
||||
sdma_v4_0_set_buffer_funcs(adev);
|
||||
|
|
Loading…
Reference in New Issue