UbiquitousOS
/
OpenCloudOS-Kernel
mirror of https://gitee.com/OpenCloudOS/OpenCloudOS-Kernel.git
11
0
Fork 0
Code Issues Projects Releases Wiki Activity

clk: exynos4: Use SRC_MASK_PERIL{0,1} definitions 

There are definitions of SRC_MASK_PERIL0 and SRC_MASK_PERIL1 registers,
but they are not used for clock definitions. This patch modifies related
clock definitions to use defined macros instead of numeric offsets.

Signed-off-by: Tomasz Figa <t.figa@samsung.com>
Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
Reviewed-by: Thomas Abraham <thomas.abraham@linaro.org>
Acked-by: Mike Turquette <mturquette@linaro.org>
Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
This commit is contained in:
Tomasz Figa 2013-04-04 13:33:34 +09:00 committed by Kukjin Kim
parent 6d7190f846
commit 017ab64bdb
1 changed files with 19 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
drivers/clk/samsung/clk-exynos4.c
View File

@ -550,7 +550,7 @@ struct samsung_gate_clock exynos4_gate_clks[] __initdata = {
* of the clocks can be removed.
*/
GATE(sclk_hdmi, "sclk_hdmi", "mout_hdmi", SRC_MASK_TV, 0, 0, 0),
GATE(sclk_spdif, "sclk_spdif", "mout_spdif", 0xc354, 8, 0, 0),
GATE(sclk_spdif, "sclk_spdif", "mout_spdif", SRC_MASK_PERIL1, 8, 0, 0),
GATE(jpeg, "jpeg", "aclk160", GATE_IP_CAM, 6, 0, 0),
GATE(mie0, "mie0", "aclk160", GATE_IP_LCD0, 1, 0, 0),
GATE(dsim0, "dsim0", "aclk160", GATE_IP_LCD0, 3, 0, 0),
@ -576,7 +576,7 @@ struct samsung_gate_clock exynos4_gate_clks[] __initdata = {
SRC_MASK_LCD0, 12, CLK_SET_RATE_PARENT, 0),
GATE(sclk_audio0, "sclk_audio0", "div_audio0", SRC_MASK_MAUDIO, 0,
CLK_SET_RATE_PARENT, 0),
GATE(sclk_audio1, "sclk_audio1", "div_audio1", 0xc354, 0,
GATE(sclk_audio1, "sclk_audio1", "div_audio1", SRC_MASK_PERIL1, 0,
CLK_SET_RATE_PARENT, 0),
GATE_D(vp, "s5p-mixer", "vp", "aclk160", GATE_IP_TV, 0, 0, 0),
GATE_D(mixer, "s5p-mixer", "mixer", "aclk160", GATE_IP_TV, 1, 0, 0),
@ -614,23 +614,31 @@ struct samsung_gate_clock exynos4_gate_clks[] __initdata = {
GATE_DA(sclk_mmc4, NULL, "sclk_mmc4", "div_mmc_pre4",
SRC_MASK_FSYS, 16, CLK_SET_RATE_PARENT, 0, "ciu"),
GATE_DA(sclk_uart0, "exynos4210-uart.0", "uclk0", "div_uart0",
0xc350, 0, CLK_SET_RATE_PARENT, 0, "clk_uart_baud0"),
SRC_MASK_PERIL0, 0, CLK_SET_RATE_PARENT,
0, "clk_uart_baud0"),
GATE_DA(sclk_uart1, "exynos4210-uart.1", "uclk1", "div_uart1",
0xc350, 4, CLK_SET_RATE_PARENT, 0, "clk_uart_baud0"),
SRC_MASK_PERIL0, 4, CLK_SET_RATE_PARENT,
0, "clk_uart_baud0"),
GATE_DA(sclk_uart2, "exynos4210-uart.2", "uclk2", "div_uart2",
0xc350, 8, CLK_SET_RATE_PARENT, 0, "clk_uart_baud0"),
SRC_MASK_PERIL0, 8, CLK_SET_RATE_PARENT,
0, "clk_uart_baud0"),
GATE_DA(sclk_uart3, "exynos4210-uart.3", "uclk3", "div_uart3",
0xc350, 12, CLK_SET_RATE_PARENT, 0, "clk_uart_baud0"),
SRC_MASK_PERIL0, 12, CLK_SET_RATE_PARENT,
0, "clk_uart_baud0"),
GATE_DA(sclk_uart4, "exynos4210-uart.4", "uclk4", "div_uart4",
0xc350, 16, CLK_SET_RATE_PARENT, 0, "clk_uart_baud0"),
GATE(sclk_audio2, "sclk_audio2", "div_audio2", 0xc354, 4,
SRC_MASK_PERIL0, 16, CLK_SET_RATE_PARENT,
0, "clk_uart_baud0"),
GATE(sclk_audio2, "sclk_audio2", "div_audio2", SRC_MASK_PERIL1, 4,
CLK_SET_RATE_PARENT, 0),
GATE_DA(sclk_spi0, "exynos4210-spi.0", "sclk_spi0", "div_spi_pre0",
0xc354, 16, CLK_SET_RATE_PARENT, 0, "spi_busclk0"),
SRC_MASK_PERIL1, 16, CLK_SET_RATE_PARENT,
0, "spi_busclk0"),
GATE_DA(sclk_spi1, "exynos4210-spi.1", "sclk_spi1", "div_spi_pre1",
0xc354, 20, CLK_SET_RATE_PARENT, 0, "spi_busclk0"),
SRC_MASK_PERIL1, 20, CLK_SET_RATE_PARENT,
0, "spi_busclk0"),
GATE_DA(sclk_spi2, "exynos4210-spi.2", "sclk_spi2", "div_spi_pre2",
0xc354, 24, CLK_SET_RATE_PARENT, 0, "spi_busclk0"),
SRC_MASK_PERIL1, 24, CLK_SET_RATE_PARENT,
0, "spi_busclk0"),
GATE_DA(fimc0, "exynos4-fimc.0", "fimc0", "aclk160",
GATE_IP_CAM, 0, 0, 0, "fimc"),
GATE_DA(fimc1, "exynos4-fimc.1", "fimc1", "aclk160",