2019-05-29 22:12:40 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
2010-07-29 20:47:48 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2010 SUSE Linux Products GmbH. All rights reserved.
|
2011-11-09 08:23:28 +08:00
|
|
|
* Copyright 2010-2011 Freescale Semiconductor, Inc.
|
2010-07-29 20:47:48 +08:00
|
|
|
*
|
|
|
|
|
* Authors:
|
|
|
|
|
* Alexander Graf <agraf@suse.de>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kvm_host.h>
|
|
|
|
|
#include <linux/init.h>
|
2011-05-27 22:46:24 +08:00
|
|
|
#include <linux/export.h>
|
2019-04-06 09:38:49 +08:00
|
|
|
#include <linux/kmemleak.h>
|
2010-07-29 20:47:48 +08:00
|
|
|
#include <linux/kvm_para.h>
|
|
|
|
|
#include <linux/slab.h>
|
|
|
|
|
#include <linux/of.h>
|
2018-03-29 03:58:11 +08:00
|
|
|
#include <linux/pagemap.h>
|
2010-07-29 20:47:48 +08:00
|
|
|
|
|
|
|
|
#include <asm/reg.h>
|
|
|
|
|
#include <asm/sections.h>
|
|
|
|
|
#include <asm/cacheflush.h>
|
|
|
|
|
#include <asm/disassemble.h>
|
2011-11-09 08:23:28 +08:00
|
|
|
#include <asm/ppc-opcode.h>
|
2012-03-15 18:52:13 +08:00
|
|
|
#include <asm/epapr_hcalls.h>
|
2010-07-29 20:47:48 +08:00
|
|
|
|
2010-07-29 20:47:57 +08:00
|
|
|
#define KVM_MAGIC_PAGE (-4096L)
|
|
|
|
|
#define magic_var(x) KVM_MAGIC_PAGE + offsetof(struct kvm_vcpu_arch_shared, x)
|
|
|
|
|
|
2010-07-29 20:47:59 +08:00
|
|
|
#define KVM_INST_LWZ 0x80000000
|
|
|
|
|
#define KVM_INST_STW 0x90000000
|
|
|
|
|
#define KVM_INST_LD 0xe8000000
|
|
|
|
|
#define KVM_INST_STD 0xf8000000
|
|
|
|
|
#define KVM_INST_NOP 0x60000000
|
|
|
|
|
#define KVM_INST_B 0x48000000
|
|
|
|
|
#define KVM_INST_B_MASK 0x03ffffff
|
|
|
|
|
#define KVM_INST_B_MAX 0x01ffffff
|
2011-11-09 08:23:28 +08:00
|
|
|
#define KVM_INST_LI 0x38000000
|
2010-07-29 20:47:59 +08:00
|
|
|
|
2010-07-29 20:47:58 +08:00
|
|
|
#define KVM_MASK_RT 0x03e00000
|
2010-08-05 17:26:04 +08:00
|
|
|
#define KVM_RT_30 0x03c00000
|
2010-08-03 16:39:35 +08:00
|
|
|
#define KVM_MASK_RB 0x0000f800
|
2010-07-29 20:47:59 +08:00
|
|
|
#define KVM_INST_MFMSR 0x7c0000a6
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
|
|
|
|
|
#define SPR_FROM 0
|
|
|
|
|
#define SPR_TO 0x100
|
|
|
|
|
|
|
|
|
|
#define KVM_INST_SPR(sprn, moveto) (0x7c0002a6 | \
|
|
|
|
|
(((sprn) & 0x1f) << 16) | \
|
|
|
|
|
(((sprn) & 0x3e0) << 6) | \
|
|
|
|
|
(moveto))
|
|
|
|
|
|
|
|
|
|
#define KVM_INST_MFSPR(sprn) KVM_INST_SPR(sprn, SPR_FROM)
|
|
|
|
|
#define KVM_INST_MTSPR(sprn) KVM_INST_SPR(sprn, SPR_TO)
|
2010-07-29 20:47:58 +08:00
|
|
|
|
2010-07-29 20:48:00 +08:00
|
|
|
#define KVM_INST_TLBSYNC 0x7c00046c
|
2010-07-29 20:48:05 +08:00
|
|
|
#define KVM_INST_MTMSRD_L0 0x7c000164
|
2010-07-29 20:48:04 +08:00
|
|
|
#define KVM_INST_MTMSRD_L1 0x7c010164
|
2010-07-29 20:48:05 +08:00
|
|
|
#define KVM_INST_MTMSR 0x7c000124
|
2010-07-29 20:48:00 +08:00
|
|
|
|
2011-11-09 08:23:28 +08:00
|
|
|
#define KVM_INST_WRTEE 0x7c000106
|
2010-07-29 20:48:06 +08:00
|
|
|
#define KVM_INST_WRTEEI_0 0x7c000146
|
|
|
|
|
#define KVM_INST_WRTEEI_1 0x7c008146
|
|
|
|
|
|
2010-08-03 16:39:35 +08:00
|
|
|
#define KVM_INST_MTSRIN 0x7c0001e4
|
|
|
|
|
|
2010-07-29 20:47:58 +08:00
|
|
|
static bool kvm_patching_worked = true;
|
powerpc/kvm: Move kvm_tmp into .text, shrink to 64K
In some configurations of KVM, guests binary patch themselves to
avoid/reduce trapping into the hypervisor. For some instructions this
requires replacing one instruction with a sequence of instructions.
For those cases we need to write the sequence of instructions
somewhere and then patch the location of the original instruction to
branch to the sequence. That requires that the location of the
sequence be within 32MB of the original instruction.
The current solution for this is that we create a 1MB array in BSS,
write sequences into there, and then free the remainder of the array.
This has a few problems:
- it confuses kmemleak.
- it confuses lockdep.
- it requires mapping kvm_tmp executable, which can cause adjacent
areas to also be mapped executable if we're using 16M pages for the
linear mapping.
- the 32MB limit can be exceeded if the kernel is big enough,
especially with STRICT_KERNEL_RWX enabled, which then prevents the
patching from working at all.
We can fix all those problems by making kvm_tmp just a region of
regular .text. However currently it's 1MB in size, and we don't want
to waste 1MB of text. In practice however I only see ~30KB of kvm_tmp
being used even for an allyes_config. So shrink kvm_tmp to 64K, which
ought to be enough for everyone, and move it into .text.
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20190911115746.12433-1-mpe@ellerman.id.au
2019-09-11 19:57:43 +08:00
|
|
|
extern char kvm_tmp[];
|
|
|
|
|
extern char kvm_tmp_end[];
|
2010-07-29 20:48:01 +08:00
|
|
|
static int kvm_tmp_index;
|
2010-07-29 20:47:58 +08:00
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins(u32 *inst, u32 new_inst)
|
2010-07-29 20:47:58 +08:00
|
|
|
{
|
|
|
|
|
*inst = new_inst;
|
|
|
|
|
flush_icache_range((ulong)inst, (ulong)inst + 4);
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_ll(u32 *inst, long addr, u32 rt)
|
2010-08-05 17:26:04 +08:00
|
|
|
{
|
|
|
|
|
#ifdef CONFIG_64BIT
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_LD | rt | (addr & 0x0000fffc));
|
|
|
|
|
#else
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_LWZ | rt | (addr & 0x0000fffc));
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_ld(u32 *inst, long addr, u32 rt)
|
2010-07-29 20:47:59 +08:00
|
|
|
{
|
|
|
|
|
#ifdef CONFIG_64BIT
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_LD | rt | (addr & 0x0000fffc));
|
|
|
|
|
#else
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_LWZ | rt | ((addr + 4) & 0x0000fffc));
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_lwz(u32 *inst, long addr, u32 rt)
|
2010-07-29 20:47:59 +08:00
|
|
|
{
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_LWZ | rt | (addr & 0x0000ffff));
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_std(u32 *inst, long addr, u32 rt)
|
2010-07-29 20:47:59 +08:00
|
|
|
{
|
|
|
|
|
#ifdef CONFIG_64BIT
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_STD | rt | (addr & 0x0000fffc));
|
|
|
|
|
#else
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_STW | rt | ((addr + 4) & 0x0000fffc));
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_stw(u32 *inst, long addr, u32 rt)
|
2010-07-29 20:47:59 +08:00
|
|
|
{
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_STW | rt | (addr & 0x0000fffc));
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_nop(u32 *inst)
|
2010-07-29 20:48:00 +08:00
|
|
|
{
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_NOP);
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_b(u32 *inst, int addr)
|
2010-07-29 20:48:02 +08:00
|
|
|
{
|
2010-10-19 06:35:48 +08:00
|
|
|
#if defined(CONFIG_RELOCATABLE) && defined(CONFIG_PPC_BOOK3S)
|
2010-07-29 20:48:02 +08:00
|
|
|
/* On relocatable kernels interrupts handlers and our code
|
|
|
|
|
can be in different regions, so we don't patch them */
|
|
|
|
|
|
|
|
|
|
if ((ulong)inst < (ulong)&__end_interrupts)
|
|
|
|
|
return;
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
kvm_patch_ins(inst, KVM_INST_B | (addr & KVM_INST_B_MASK));
|
|
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static u32 * __init kvm_alloc(int len)
|
2010-07-29 20:48:01 +08:00
|
|
|
{
|
|
|
|
|
u32 *p;
|
|
|
|
|
|
powerpc/kvm: Move kvm_tmp into .text, shrink to 64K
In some configurations of KVM, guests binary patch themselves to
avoid/reduce trapping into the hypervisor. For some instructions this
requires replacing one instruction with a sequence of instructions.
For those cases we need to write the sequence of instructions
somewhere and then patch the location of the original instruction to
branch to the sequence. That requires that the location of the
sequence be within 32MB of the original instruction.
The current solution for this is that we create a 1MB array in BSS,
write sequences into there, and then free the remainder of the array.
This has a few problems:
- it confuses kmemleak.
- it confuses lockdep.
- it requires mapping kvm_tmp executable, which can cause adjacent
areas to also be mapped executable if we're using 16M pages for the
linear mapping.
- the 32MB limit can be exceeded if the kernel is big enough,
especially with STRICT_KERNEL_RWX enabled, which then prevents the
patching from working at all.
We can fix all those problems by making kvm_tmp just a region of
regular .text. However currently it's 1MB in size, and we don't want
to waste 1MB of text. In practice however I only see ~30KB of kvm_tmp
being used even for an allyes_config. So shrink kvm_tmp to 64K, which
ought to be enough for everyone, and move it into .text.
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20190911115746.12433-1-mpe@ellerman.id.au
2019-09-11 19:57:43 +08:00
|
|
|
if ((kvm_tmp_index + len) > (kvm_tmp_end - kvm_tmp)) {
|
2010-07-29 20:48:01 +08:00
|
|
|
printk(KERN_ERR "KVM: No more space (%d + %d)\n",
|
|
|
|
|
kvm_tmp_index, len);
|
|
|
|
|
kvm_patching_worked = false;
|
|
|
|
|
return NULL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
p = (void*)&kvm_tmp[kvm_tmp_index];
|
|
|
|
|
kvm_tmp_index += len;
|
|
|
|
|
|
|
|
|
|
return p;
|
|
|
|
|
}
|
|
|
|
|
|
2010-07-29 20:48:04 +08:00
|
|
|
extern u32 kvm_emulate_mtmsrd_branch_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtmsrd_reg_offs;
|
2010-08-05 21:44:41 +08:00
|
|
|
extern u32 kvm_emulate_mtmsrd_orig_ins_offs;
|
2010-07-29 20:48:04 +08:00
|
|
|
extern u32 kvm_emulate_mtmsrd_len;
|
|
|
|
|
extern u32 kvm_emulate_mtmsrd[];
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_mtmsrd(u32 *inst, u32 rt)
|
2010-07-29 20:48:04 +08:00
|
|
|
{
|
|
|
|
|
u32 *p;
|
|
|
|
|
int distance_start;
|
|
|
|
|
int distance_end;
|
|
|
|
|
ulong next_inst;
|
|
|
|
|
|
|
|
|
|
p = kvm_alloc(kvm_emulate_mtmsrd_len * 4);
|
|
|
|
|
if (!p)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
/* Find out where we are and put everything there */
|
|
|
|
|
distance_start = (ulong)p - (ulong)inst;
|
|
|
|
|
next_inst = ((ulong)inst + 4);
|
|
|
|
|
distance_end = next_inst - (ulong)&p[kvm_emulate_mtmsrd_branch_offs];
|
|
|
|
|
|
|
|
|
|
/* Make sure we only write valid b instructions */
|
|
|
|
|
if (distance_start > KVM_INST_B_MAX) {
|
|
|
|
|
kvm_patching_worked = false;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Modify the chunk to fit the invocation */
|
|
|
|
|
memcpy(p, kvm_emulate_mtmsrd, kvm_emulate_mtmsrd_len * 4);
|
|
|
|
|
p[kvm_emulate_mtmsrd_branch_offs] |= distance_end & KVM_INST_B_MASK;
|
2010-08-05 21:44:41 +08:00
|
|
|
switch (get_rt(rt)) {
|
|
|
|
|
case 30:
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_mtmsrd_reg_offs],
|
|
|
|
|
magic_var(scratch2), KVM_RT_30);
|
|
|
|
|
break;
|
|
|
|
|
case 31:
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_mtmsrd_reg_offs],
|
|
|
|
|
magic_var(scratch1), KVM_RT_30);
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
p[kvm_emulate_mtmsrd_reg_offs] |= rt;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
p[kvm_emulate_mtmsrd_orig_ins_offs] = *inst;
|
2010-07-29 20:48:04 +08:00
|
|
|
flush_icache_range((ulong)p, (ulong)p + kvm_emulate_mtmsrd_len * 4);
|
|
|
|
|
|
|
|
|
|
/* Patch the invocation */
|
|
|
|
|
kvm_patch_ins_b(inst, distance_start);
|
|
|
|
|
}
|
|
|
|
|
|
2010-07-29 20:48:05 +08:00
|
|
|
extern u32 kvm_emulate_mtmsr_branch_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtmsr_reg1_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtmsr_reg2_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtmsr_orig_ins_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtmsr_len;
|
|
|
|
|
extern u32 kvm_emulate_mtmsr[];
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_mtmsr(u32 *inst, u32 rt)
|
2010-07-29 20:48:05 +08:00
|
|
|
{
|
|
|
|
|
u32 *p;
|
|
|
|
|
int distance_start;
|
|
|
|
|
int distance_end;
|
|
|
|
|
ulong next_inst;
|
|
|
|
|
|
|
|
|
|
p = kvm_alloc(kvm_emulate_mtmsr_len * 4);
|
|
|
|
|
if (!p)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
/* Find out where we are and put everything there */
|
|
|
|
|
distance_start = (ulong)p - (ulong)inst;
|
|
|
|
|
next_inst = ((ulong)inst + 4);
|
|
|
|
|
distance_end = next_inst - (ulong)&p[kvm_emulate_mtmsr_branch_offs];
|
|
|
|
|
|
|
|
|
|
/* Make sure we only write valid b instructions */
|
|
|
|
|
if (distance_start > KVM_INST_B_MAX) {
|
|
|
|
|
kvm_patching_worked = false;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Modify the chunk to fit the invocation */
|
|
|
|
|
memcpy(p, kvm_emulate_mtmsr, kvm_emulate_mtmsr_len * 4);
|
|
|
|
|
p[kvm_emulate_mtmsr_branch_offs] |= distance_end & KVM_INST_B_MASK;
|
2010-08-05 17:26:04 +08:00
|
|
|
|
|
|
|
|
/* Make clobbered registers work too */
|
|
|
|
|
switch (get_rt(rt)) {
|
|
|
|
|
case 30:
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_mtmsr_reg1_offs],
|
|
|
|
|
magic_var(scratch2), KVM_RT_30);
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_mtmsr_reg2_offs],
|
|
|
|
|
magic_var(scratch2), KVM_RT_30);
|
|
|
|
|
break;
|
|
|
|
|
case 31:
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_mtmsr_reg1_offs],
|
|
|
|
|
magic_var(scratch1), KVM_RT_30);
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_mtmsr_reg2_offs],
|
|
|
|
|
magic_var(scratch1), KVM_RT_30);
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
p[kvm_emulate_mtmsr_reg1_offs] |= rt;
|
|
|
|
|
p[kvm_emulate_mtmsr_reg2_offs] |= rt;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
2010-07-29 20:48:05 +08:00
|
|
|
p[kvm_emulate_mtmsr_orig_ins_offs] = *inst;
|
|
|
|
|
flush_icache_range((ulong)p, (ulong)p + kvm_emulate_mtmsr_len * 4);
|
|
|
|
|
|
|
|
|
|
/* Patch the invocation */
|
|
|
|
|
kvm_patch_ins_b(inst, distance_start);
|
|
|
|
|
}
|
|
|
|
|
|
2010-07-29 20:48:06 +08:00
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
|
2011-11-09 08:23:28 +08:00
|
|
|
extern u32 kvm_emulate_wrtee_branch_offs;
|
|
|
|
|
extern u32 kvm_emulate_wrtee_reg_offs;
|
|
|
|
|
extern u32 kvm_emulate_wrtee_orig_ins_offs;
|
|
|
|
|
extern u32 kvm_emulate_wrtee_len;
|
|
|
|
|
extern u32 kvm_emulate_wrtee[];
|
2010-07-29 20:48:06 +08:00
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_wrtee(u32 *inst, u32 rt, int imm_one)
|
2010-07-29 20:48:06 +08:00
|
|
|
{
|
|
|
|
|
u32 *p;
|
|
|
|
|
int distance_start;
|
|
|
|
|
int distance_end;
|
|
|
|
|
ulong next_inst;
|
|
|
|
|
|
2011-11-09 08:23:28 +08:00
|
|
|
p = kvm_alloc(kvm_emulate_wrtee_len * 4);
|
2010-07-29 20:48:06 +08:00
|
|
|
if (!p)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
/* Find out where we are and put everything there */
|
|
|
|
|
distance_start = (ulong)p - (ulong)inst;
|
|
|
|
|
next_inst = ((ulong)inst + 4);
|
2011-11-09 08:23:28 +08:00
|
|
|
distance_end = next_inst - (ulong)&p[kvm_emulate_wrtee_branch_offs];
|
2010-07-29 20:48:06 +08:00
|
|
|
|
|
|
|
|
/* Make sure we only write valid b instructions */
|
|
|
|
|
if (distance_start > KVM_INST_B_MAX) {
|
|
|
|
|
kvm_patching_worked = false;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Modify the chunk to fit the invocation */
|
2011-11-09 08:23:28 +08:00
|
|
|
memcpy(p, kvm_emulate_wrtee, kvm_emulate_wrtee_len * 4);
|
|
|
|
|
p[kvm_emulate_wrtee_branch_offs] |= distance_end & KVM_INST_B_MASK;
|
|
|
|
|
|
|
|
|
|
if (imm_one) {
|
|
|
|
|
p[kvm_emulate_wrtee_reg_offs] =
|
2012-06-25 21:33:10 +08:00
|
|
|
KVM_INST_LI | __PPC_RT(R30) | MSR_EE;
|
2011-11-09 08:23:28 +08:00
|
|
|
} else {
|
|
|
|
|
/* Make clobbered registers work too */
|
|
|
|
|
switch (get_rt(rt)) {
|
|
|
|
|
case 30:
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_wrtee_reg_offs],
|
|
|
|
|
magic_var(scratch2), KVM_RT_30);
|
|
|
|
|
break;
|
|
|
|
|
case 31:
|
|
|
|
|
kvm_patch_ins_ll(&p[kvm_emulate_wrtee_reg_offs],
|
|
|
|
|
magic_var(scratch1), KVM_RT_30);
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
p[kvm_emulate_wrtee_reg_offs] |= rt;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
p[kvm_emulate_wrtee_orig_ins_offs] = *inst;
|
|
|
|
|
flush_icache_range((ulong)p, (ulong)p + kvm_emulate_wrtee_len * 4);
|
|
|
|
|
|
|
|
|
|
/* Patch the invocation */
|
|
|
|
|
kvm_patch_ins_b(inst, distance_start);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
extern u32 kvm_emulate_wrteei_0_branch_offs;
|
|
|
|
|
extern u32 kvm_emulate_wrteei_0_len;
|
|
|
|
|
extern u32 kvm_emulate_wrteei_0[];
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_wrteei_0(u32 *inst)
|
2011-11-09 08:23:28 +08:00
|
|
|
{
|
|
|
|
|
u32 *p;
|
|
|
|
|
int distance_start;
|
|
|
|
|
int distance_end;
|
|
|
|
|
ulong next_inst;
|
|
|
|
|
|
|
|
|
|
p = kvm_alloc(kvm_emulate_wrteei_0_len * 4);
|
|
|
|
|
if (!p)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
/* Find out where we are and put everything there */
|
|
|
|
|
distance_start = (ulong)p - (ulong)inst;
|
|
|
|
|
next_inst = ((ulong)inst + 4);
|
|
|
|
|
distance_end = next_inst - (ulong)&p[kvm_emulate_wrteei_0_branch_offs];
|
|
|
|
|
|
|
|
|
|
/* Make sure we only write valid b instructions */
|
|
|
|
|
if (distance_start > KVM_INST_B_MAX) {
|
|
|
|
|
kvm_patching_worked = false;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
memcpy(p, kvm_emulate_wrteei_0, kvm_emulate_wrteei_0_len * 4);
|
|
|
|
|
p[kvm_emulate_wrteei_0_branch_offs] |= distance_end & KVM_INST_B_MASK;
|
|
|
|
|
flush_icache_range((ulong)p, (ulong)p + kvm_emulate_wrteei_0_len * 4);
|
2010-07-29 20:48:06 +08:00
|
|
|
|
|
|
|
|
/* Patch the invocation */
|
|
|
|
|
kvm_patch_ins_b(inst, distance_start);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
2010-08-03 16:39:35 +08:00
|
|
|
#ifdef CONFIG_PPC_BOOK3S_32
|
|
|
|
|
|
|
|
|
|
extern u32 kvm_emulate_mtsrin_branch_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtsrin_reg1_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtsrin_reg2_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtsrin_orig_ins_offs;
|
|
|
|
|
extern u32 kvm_emulate_mtsrin_len;
|
|
|
|
|
extern u32 kvm_emulate_mtsrin[];
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_patch_ins_mtsrin(u32 *inst, u32 rt, u32 rb)
|
2010-08-03 16:39:35 +08:00
|
|
|
{
|
|
|
|
|
u32 *p;
|
|
|
|
|
int distance_start;
|
|
|
|
|
int distance_end;
|
|
|
|
|
ulong next_inst;
|
|
|
|
|
|
|
|
|
|
p = kvm_alloc(kvm_emulate_mtsrin_len * 4);
|
|
|
|
|
if (!p)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
/* Find out where we are and put everything there */
|
|
|
|
|
distance_start = (ulong)p - (ulong)inst;
|
|
|
|
|
next_inst = ((ulong)inst + 4);
|
|
|
|
|
distance_end = next_inst - (ulong)&p[kvm_emulate_mtsrin_branch_offs];
|
|
|
|
|
|
|
|
|
|
/* Make sure we only write valid b instructions */
|
|
|
|
|
if (distance_start > KVM_INST_B_MAX) {
|
|
|
|
|
kvm_patching_worked = false;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Modify the chunk to fit the invocation */
|
|
|
|
|
memcpy(p, kvm_emulate_mtsrin, kvm_emulate_mtsrin_len * 4);
|
|
|
|
|
p[kvm_emulate_mtsrin_branch_offs] |= distance_end & KVM_INST_B_MASK;
|
|
|
|
|
p[kvm_emulate_mtsrin_reg1_offs] |= (rb << 10);
|
|
|
|
|
p[kvm_emulate_mtsrin_reg2_offs] |= rt;
|
|
|
|
|
p[kvm_emulate_mtsrin_orig_ins_offs] = *inst;
|
|
|
|
|
flush_icache_range((ulong)p, (ulong)p + kvm_emulate_mtsrin_len * 4);
|
|
|
|
|
|
|
|
|
|
/* Patch the invocation */
|
|
|
|
|
kvm_patch_ins_b(inst, distance_start);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_map_magic_page(void *data)
|
2010-07-29 20:47:58 +08:00
|
|
|
{
|
2010-08-03 17:32:56 +08:00
|
|
|
u32 *features = data;
|
|
|
|
|
|
2013-10-08 12:02:19 +08:00
|
|
|
ulong in[8] = {0};
|
2010-08-03 17:32:56 +08:00
|
|
|
ulong out[8];
|
|
|
|
|
|
|
|
|
|
in[0] = KVM_MAGIC_PAGE;
|
2014-05-12 07:11:55 +08:00
|
|
|
in[1] = KVM_MAGIC_PAGE | MAGIC_PAGE_FLAG_NOT_MAPPED_NX;
|
2010-08-03 17:32:56 +08:00
|
|
|
|
2013-10-08 12:02:19 +08:00
|
|
|
epapr_hypercall(in, out, KVM_HCALL_TOKEN(KVM_HC_PPC_MAP_MAGIC_PAGE));
|
2010-08-03 17:32:56 +08:00
|
|
|
|
|
|
|
|
*features = out[0];
|
2010-07-29 20:47:58 +08:00
|
|
|
}
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_check_ins(u32 *inst, u32 features)
|
2010-07-29 20:47:58 +08:00
|
|
|
{
|
|
|
|
|
u32 _inst = *inst;
|
|
|
|
|
u32 inst_no_rt = _inst & ~KVM_MASK_RT;
|
|
|
|
|
u32 inst_rt = _inst & KVM_MASK_RT;
|
|
|
|
|
|
|
|
|
|
switch (inst_no_rt) {
|
2010-07-29 20:47:59 +08:00
|
|
|
/* Loads */
|
|
|
|
|
case KVM_INST_MFMSR:
|
|
|
|
|
kvm_patch_ins_ld(inst, magic_var(msr), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG0):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg0), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG1):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg1), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG2):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg2), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG3):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg3), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MFSPR(SPRN_SRR0):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_ld(inst, magic_var(srr0), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MFSPR(SPRN_SRR1):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_ld(inst, magic_var(srr1), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_DEAR):
|
|
|
|
|
#else
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_DAR):
|
|
|
|
|
#endif
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_ld(inst, magic_var(dar), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MFSPR(SPRN_DSISR):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_lwz(inst, magic_var(dsisr), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
#ifdef CONFIG_PPC_BOOK3E_MMU
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_MAS0):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(mas0), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_MAS1):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(mas1), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_MAS2):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_ld(inst, magic_var(mas2), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_MAS3):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(mas7_3) + 4, inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_MAS4):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(mas4), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_MAS6):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(mas6), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_MAS7):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(mas7_3), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
#endif /* CONFIG_PPC_BOOK3E_MMU */
|
|
|
|
|
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG4):
|
|
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG4R):
|
|
|
|
|
#endif
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg4), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG5):
|
|
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG5R):
|
|
|
|
|
#endif
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg5), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG6):
|
|
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG6R):
|
|
|
|
|
#endif
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg6), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG7):
|
|
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_SPRG7R):
|
|
|
|
|
#endif
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_ld(inst, magic_var(sprg7), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_ESR):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(esr), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
case KVM_INST_MFSPR(SPRN_PIR):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_lwz(inst, magic_var(pir), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
|
2010-07-29 20:47:59 +08:00
|
|
|
/* Stores */
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG0):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg0), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG1):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg1), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG2):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg2), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG3):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg3), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MTSPR(SPRN_SRR0):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_std(inst, magic_var(srr0), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MTSPR(SPRN_SRR1):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_std(inst, magic_var(srr1), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_DEAR):
|
|
|
|
|
#else
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_DAR):
|
|
|
|
|
#endif
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_std(inst, magic_var(dar), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
case KVM_INST_MTSPR(SPRN_DSISR):
|
2010-07-29 20:47:59 +08:00
|
|
|
kvm_patch_ins_stw(inst, magic_var(dsisr), inst_rt);
|
|
|
|
|
break;
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
#ifdef CONFIG_PPC_BOOK3E_MMU
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_MAS0):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_stw(inst, magic_var(mas0), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_MAS1):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_stw(inst, magic_var(mas1), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_MAS2):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_std(inst, magic_var(mas2), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_MAS3):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_stw(inst, magic_var(mas7_3) + 4, inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_MAS4):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_stw(inst, magic_var(mas4), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_MAS6):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_stw(inst, magic_var(mas6), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_MAS7):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_stw(inst, magic_var(mas7_3), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
#endif /* CONFIG_PPC_BOOK3E_MMU */
|
|
|
|
|
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG4):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg4), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG5):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg5), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG6):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg6), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_SPRG7):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_std(inst, magic_var(sprg7), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_MTSPR(SPRN_ESR):
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_MAS0_TO_SPRG7)
|
|
|
|
|
kvm_patch_ins_stw(inst, magic_var(esr), inst_rt);
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2010-07-29 20:48:00 +08:00
|
|
|
|
|
|
|
|
/* Nops */
|
|
|
|
|
case KVM_INST_TLBSYNC:
|
|
|
|
|
kvm_patch_ins_nop(inst);
|
|
|
|
|
break;
|
2010-07-29 20:48:04 +08:00
|
|
|
|
|
|
|
|
/* Rewrites */
|
|
|
|
|
case KVM_INST_MTMSRD_L1:
|
2010-08-05 21:44:41 +08:00
|
|
|
kvm_patch_ins_mtmsrd(inst, inst_rt);
|
2010-07-29 20:48:04 +08:00
|
|
|
break;
|
2010-07-29 20:48:05 +08:00
|
|
|
case KVM_INST_MTMSR:
|
|
|
|
|
case KVM_INST_MTMSRD_L0:
|
2010-08-05 17:26:04 +08:00
|
|
|
kvm_patch_ins_mtmsr(inst, inst_rt);
|
2010-07-29 20:48:05 +08:00
|
|
|
break;
|
2011-11-09 08:23:28 +08:00
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_WRTEE:
|
|
|
|
|
kvm_patch_ins_wrtee(inst, inst_rt, 0);
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
2010-07-29 20:47:58 +08:00
|
|
|
}
|
|
|
|
|
|
2010-08-03 16:39:35 +08:00
|
|
|
switch (inst_no_rt & ~KVM_MASK_RB) {
|
|
|
|
|
#ifdef CONFIG_PPC_BOOK3S_32
|
|
|
|
|
case KVM_INST_MTSRIN:
|
|
|
|
|
if (features & KVM_MAGIC_FEAT_SR) {
|
|
|
|
|
u32 inst_rb = _inst & KVM_MASK_RB;
|
|
|
|
|
kvm_patch_ins_mtsrin(inst, inst_rt, inst_rb);
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
2010-07-29 20:47:58 +08:00
|
|
|
switch (_inst) {
|
2010-07-29 20:48:06 +08:00
|
|
|
#ifdef CONFIG_BOOKE
|
|
|
|
|
case KVM_INST_WRTEEI_0:
|
2011-11-09 08:23:28 +08:00
|
|
|
kvm_patch_ins_wrteei_0(inst);
|
|
|
|
|
break;
|
|
|
|
|
|
2010-07-29 20:48:06 +08:00
|
|
|
case KVM_INST_WRTEEI_1:
|
2011-11-09 08:23:28 +08:00
|
|
|
kvm_patch_ins_wrtee(inst, 0, 1);
|
2010-07-29 20:48:06 +08:00
|
|
|
break;
|
|
|
|
|
#endif
|
2010-07-29 20:47:58 +08:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2011-12-02 04:22:53 +08:00
|
|
|
extern u32 kvm_template_start[];
|
|
|
|
|
extern u32 kvm_template_end[];
|
|
|
|
|
|
2019-09-11 19:57:45 +08:00
|
|
|
static void __init kvm_use_magic_page(void)
|
2010-07-29 20:47:58 +08:00
|
|
|
{
|
|
|
|
|
u32 *p;
|
|
|
|
|
u32 *start, *end;
|
2010-08-03 17:32:56 +08:00
|
|
|
u32 features;
|
2010-07-29 20:47:58 +08:00
|
|
|
|
|
|
|
|
/* Tell the host to map the magic page to -4096 on all CPUs */
|
2010-08-03 17:32:56 +08:00
|
|
|
on_each_cpu(kvm_map_magic_page, &features, 1);
|
2010-07-29 20:47:58 +08:00
|
|
|
|
|
|
|
|
/* Quick self-test to see if the mapping works */
|
2018-03-29 03:58:11 +08:00
|
|
|
if (!fault_in_pages_readable((const char *)KVM_MAGIC_PAGE, sizeof(u32))) {
|
2010-07-29 20:47:58 +08:00
|
|
|
kvm_patching_worked = false;
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Now loop through all code and find instructions */
|
|
|
|
|
start = (void*)_stext;
|
|
|
|
|
end = (void*)_etext;
|
|
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
/*
|
|
|
|
|
* Being interrupted in the middle of patching would
|
|
|
|
|
* be bad for SPRG4-7, which KVM can't keep in sync
|
|
|
|
|
* with emulated accesses because reads don't trap.
|
|
|
|
|
*/
|
|
|
|
|
local_irq_disable();
|
|
|
|
|
|
2011-12-02 04:22:53 +08:00
|
|
|
for (p = start; p < end; p++) {
|
|
|
|
|
/* Avoid patching the template code */
|
|
|
|
|
if (p >= kvm_template_start && p < kvm_template_end) {
|
|
|
|
|
p = kvm_template_end - 1;
|
|
|
|
|
continue;
|
|
|
|
|
}
|
2010-08-03 17:32:56 +08:00
|
|
|
kvm_check_ins(p, features);
|
2011-12-02 04:22:53 +08:00
|
|
|
}
|
2010-07-29 20:47:58 +08:00
|
|
|
|
KVM: PPC: Paravirtualize SPRG4-7, ESR, PIR, MASn
This allows additional registers to be accessed by the guest
in PR-mode KVM without trapping.
SPRG4-7 are readable from userspace. On booke, KVM will sync
these registers when it enters the guest, so that accesses from
guest userspace will work. The guest kernel, OTOH, must consistently
use either the real registers or the shared area between exits. This
also applies to the already-paravirted SPRG3.
On non-booke, it's not clear to what extent SPRG4-7 are supported
(they're not architected for book3s, but exist on at least some classic
chips). They are copied in the get/set regs ioctls, but I do not see any
non-booke emulation. I also do not see any syncing with real registers
(in PR-mode) including the user-readable SPRG3. This patch should not
make that situation any worse.
Signed-off-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Alexander Graf <agraf@suse.de>
Signed-off-by: Avi Kivity <avi@redhat.com>
2011-11-09 08:23:30 +08:00
|
|
|
local_irq_enable();
|
|
|
|
|
|
2010-07-29 20:47:58 +08:00
|
|
|
printk(KERN_INFO "KVM: Live patching for a fast VM %s\n",
|
|
|
|
|
kvm_patching_worked ? "worked" : "failed");
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int __init kvm_guest_init(void)
|
|
|
|
|
{
|
|
|
|
|
if (!kvm_para_available())
|
powerpc/kvm: Move kvm_tmp into .text, shrink to 64K
In some configurations of KVM, guests binary patch themselves to
avoid/reduce trapping into the hypervisor. For some instructions this
requires replacing one instruction with a sequence of instructions.
For those cases we need to write the sequence of instructions
somewhere and then patch the location of the original instruction to
branch to the sequence. That requires that the location of the
sequence be within 32MB of the original instruction.
The current solution for this is that we create a 1MB array in BSS,
write sequences into there, and then free the remainder of the array.
This has a few problems:
- it confuses kmemleak.
- it confuses lockdep.
- it requires mapping kvm_tmp executable, which can cause adjacent
areas to also be mapped executable if we're using 16M pages for the
linear mapping.
- the 32MB limit can be exceeded if the kernel is big enough,
especially with STRICT_KERNEL_RWX enabled, which then prevents the
patching from working at all.
We can fix all those problems by making kvm_tmp just a region of
regular .text. However currently it's 1MB in size, and we don't want
to waste 1MB of text. In practice however I only see ~30KB of kvm_tmp
being used even for an allyes_config. So shrink kvm_tmp to 64K, which
ought to be enough for everyone, and move it into .text.
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20190911115746.12433-1-mpe@ellerman.id.au
2019-09-11 19:57:43 +08:00
|
|
|
return 0;
|
2010-07-29 20:47:58 +08:00
|
|
|
|
2012-03-15 18:52:13 +08:00
|
|
|
if (!epapr_paravirt_enabled)
|
powerpc/kvm: Move kvm_tmp into .text, shrink to 64K
In some configurations of KVM, guests binary patch themselves to
avoid/reduce trapping into the hypervisor. For some instructions this
requires replacing one instruction with a sequence of instructions.
For those cases we need to write the sequence of instructions
somewhere and then patch the location of the original instruction to
branch to the sequence. That requires that the location of the
sequence be within 32MB of the original instruction.
The current solution for this is that we create a 1MB array in BSS,
write sequences into there, and then free the remainder of the array.
This has a few problems:
- it confuses kmemleak.
- it confuses lockdep.
- it requires mapping kvm_tmp executable, which can cause adjacent
areas to also be mapped executable if we're using 16M pages for the
linear mapping.
- the 32MB limit can be exceeded if the kernel is big enough,
especially with STRICT_KERNEL_RWX enabled, which then prevents the
patching from working at all.
We can fix all those problems by making kvm_tmp just a region of
regular .text. However currently it's 1MB in size, and we don't want
to waste 1MB of text. In practice however I only see ~30KB of kvm_tmp
being used even for an allyes_config. So shrink kvm_tmp to 64K, which
ought to be enough for everyone, and move it into .text.
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20190911115746.12433-1-mpe@ellerman.id.au
2019-09-11 19:57:43 +08:00
|
|
|
return 0;
|
2010-07-29 20:47:58 +08:00
|
|
|
|
|
|
|
|
if (kvm_para_has_feature(KVM_FEATURE_MAGIC_PAGE))
|
|
|
|
|
kvm_use_magic_page();
|
|
|
|
|
|
2010-08-18 04:08:39 +08:00
|
|
|
#ifdef CONFIG_PPC_BOOK3S_64
|
2010-08-17 17:41:44 +08:00
|
|
|
/* Enable napping */
|
|
|
|
|
powersave_nap = 1;
|
2010-08-18 04:08:39 +08:00
|
|
|
#endif
|
2010-08-17 17:41:44 +08:00
|
|
|
|
2010-07-29 20:47:58 +08:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
postcore_initcall(kvm_guest_init);
|