2007-03-12 07:44:05 +08:00
|
|
|
/*
|
|
|
|
* Driver for the Conexant CX23885 PCIe bridge
|
|
|
|
*
|
2008-09-04 04:12:12 +08:00
|
|
|
* Copyright (c) 2006 Steven Toth <stoth@linuxtv.org>
|
2007-03-12 07:44:05 +08:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
*
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/delay.h>
|
2008-01-10 14:40:49 +08:00
|
|
|
#include <media/cx25840.h>
|
2011-01-26 04:04:00 +08:00
|
|
|
#include <linux/firmware.h>
|
2011-09-23 22:17:41 +08:00
|
|
|
#include <misc/altera.h>
|
2007-03-12 07:44:05 +08:00
|
|
|
|
|
|
|
#include "cx23885.h"
|
2008-08-05 08:38:46 +08:00
|
|
|
#include "tuner-xc2028.h"
|
2011-07-14 16:20:29 +08:00
|
|
|
#include "netup-eeprom.h"
|
2009-03-03 23:06:09 +08:00
|
|
|
#include "netup-init.h"
|
2011-01-26 04:04:00 +08:00
|
|
|
#include "altera-ci.h"
|
2011-07-11 21:58:35 +08:00
|
|
|
#include "xc4000.h"
|
2011-01-26 04:04:00 +08:00
|
|
|
#include "xc5000.h"
|
2009-09-27 10:17:30 +08:00
|
|
|
#include "cx23888-ir.h"
|
2007-03-12 07:44:05 +08:00
|
|
|
|
2012-08-14 12:35:44 +08:00
|
|
|
static unsigned int netup_card_rev = 4;
|
2011-07-18 15:14:28 +08:00
|
|
|
module_param(netup_card_rev, int, 0644);
|
|
|
|
MODULE_PARM_DESC(netup_card_rev,
|
|
|
|
"NetUP Dual DVB-T/C CI card revision");
|
2010-07-20 08:22:05 +08:00
|
|
|
static unsigned int enable_885_ir;
|
|
|
|
module_param(enable_885_ir, int, 0644);
|
|
|
|
MODULE_PARM_DESC(enable_885_ir,
|
|
|
|
"Enable integrated IR controller for supported\n"
|
|
|
|
"\t\t CX2388[57] boards that are wired for it:\n"
|
|
|
|
"\t\t\tHVR-1250 (reported safe)\n"
|
2012-07-28 20:01:38 +08:00
|
|
|
"\t\t\tTerraTec Cinergy T PCIe Dual (not well tested, appears to be safe)\n"
|
2010-07-20 08:22:05 +08:00
|
|
|
"\t\t\tTeVii S470 (reported unsafe)\n"
|
|
|
|
"\t\t This can cause an interrupt storm with some cards.\n"
|
|
|
|
"\t\t Default: 0 [Disabled]");
|
|
|
|
|
2007-03-12 07:44:05 +08:00
|
|
|
/* ------------------------------------------------------------------ */
|
|
|
|
/* board config info */
|
|
|
|
|
|
|
|
struct cx23885_board cx23885_boards[] = {
|
|
|
|
[CX23885_BOARD_UNKNOWN] = {
|
|
|
|
.name = "UNKNOWN/GENERIC",
|
2008-01-10 13:24:27 +08:00
|
|
|
/* Ensure safe default for unknown boards */
|
|
|
|
.clk_freq = 0,
|
2007-03-12 07:44:05 +08:00
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = 0,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_COMPOSITE2,
|
|
|
|
.vmux = 1,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_COMPOSITE3,
|
|
|
|
.vmux = 2,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_COMPOSITE4,
|
|
|
|
.vmux = 3,
|
2008-10-17 07:18:44 +08:00
|
|
|
} },
|
2007-03-12 07:44:05 +08:00
|
|
|
},
|
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1800lp] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1800lp",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = 0,
|
|
|
|
.gpio0 = 0xff00,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_DEBUG,
|
|
|
|
.vmux = 0,
|
|
|
|
.gpio0 = 0xff01,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = 1,
|
|
|
|
.gpio0 = 0xff02,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = 2,
|
|
|
|
.gpio0 = 0xff02,
|
2008-10-17 07:18:44 +08:00
|
|
|
} },
|
2007-03-12 07:44:05 +08:00
|
|
|
},
|
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1800] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1800",
|
2008-01-10 14:40:49 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2008-01-14 10:44:47 +08:00
|
|
|
.portb = CX23885_MPEG_ENCODER,
|
2007-03-12 07:44:05 +08:00
|
|
|
.portc = CX23885_MPEG_DVB,
|
2008-01-10 14:40:49 +08:00
|
|
|
.tuner_type = TUNER_PHILIPS_TDA8290,
|
|
|
|
.tuner_addr = 0x42, /* 0x84 >> 1 */
|
2011-01-26 04:05:00 +08:00
|
|
|
.tuner_bus = 1,
|
2007-03-12 07:44:05 +08:00
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
2008-01-10 14:40:49 +08:00
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_VIN2_CH1,
|
2011-10-10 22:09:55 +08:00
|
|
|
.amux = CX25840_AUDIO8,
|
2008-01-10 14:40:49 +08:00
|
|
|
.gpio0 = 0,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
2008-01-10 14:40:49 +08:00
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN6_CH1,
|
2011-10-10 22:09:55 +08:00
|
|
|
.amux = CX25840_AUDIO7,
|
2008-01-10 14:40:49 +08:00
|
|
|
.gpio0 = 0,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
2008-01-10 14:40:49 +08:00
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN8_CH1 |
|
|
|
|
CX25840_SVIDEO_ON,
|
2011-10-10 22:09:55 +08:00
|
|
|
.amux = CX25840_AUDIO7,
|
2008-01-10 14:40:49 +08:00
|
|
|
.gpio0 = 0,
|
2008-10-17 07:18:44 +08:00
|
|
|
} },
|
2007-03-12 07:44:05 +08:00
|
|
|
},
|
2007-08-23 08:01:20 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1250] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1250",
|
2012-07-02 03:15:13 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2007-08-23 08:01:20 +08:00
|
|
|
.portc = CX23885_MPEG_DVB,
|
2012-07-02 03:15:13 +08:00
|
|
|
#ifdef MT2131_NO_ANALOG_SUPPORT_YET
|
|
|
|
.tuner_type = TUNER_PHILIPS_TDA8290,
|
|
|
|
.tuner_addr = 0x42, /* 0x84 >> 1 */
|
|
|
|
.tuner_bus = 1,
|
|
|
|
#endif
|
|
|
|
.force_bff = 1,
|
2007-08-23 08:01:20 +08:00
|
|
|
.input = {{
|
2012-07-02 03:15:13 +08:00
|
|
|
#ifdef MT2131_NO_ANALOG_SUPPORT_YET
|
2007-08-23 08:01:20 +08:00
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
2012-07-02 03:15:13 +08:00
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_VIN2_CH1,
|
|
|
|
.amux = CX25840_AUDIO8,
|
2007-08-23 08:01:20 +08:00
|
|
|
.gpio0 = 0xff00,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2012-07-02 03:15:13 +08:00
|
|
|
#endif
|
2007-08-23 08:01:20 +08:00
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
2012-07-02 03:15:13 +08:00
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN6_CH1,
|
|
|
|
.amux = CX25840_AUDIO7,
|
2007-08-23 08:01:20 +08:00
|
|
|
.gpio0 = 0xff02,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-08-23 08:01:20 +08:00
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
2012-07-02 03:15:13 +08:00
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN8_CH1 |
|
|
|
|
CX25840_SVIDEO_ON,
|
|
|
|
.amux = CX25840_AUDIO7,
|
2007-08-23 08:01:20 +08:00
|
|
|
.gpio0 = 0xff02,
|
2008-10-17 07:18:44 +08:00
|
|
|
} },
|
2007-08-23 08:01:20 +08:00
|
|
|
},
|
2007-09-09 02:17:13 +08:00
|
|
|
[CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP] = {
|
|
|
|
.name = "DViCO FusionHDTV5 Express",
|
2007-09-09 08:31:56 +08:00
|
|
|
.portb = CX23885_MPEG_DVB,
|
2007-09-09 02:17:13 +08:00
|
|
|
},
|
2007-12-18 12:57:06 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1500Q] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1500Q",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2007-12-18 12:09:11 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1500] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1500",
|
2011-10-10 22:09:53 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2007-12-18 12:09:11 +08:00
|
|
|
.portc = CX23885_MPEG_DVB,
|
2011-10-10 22:09:53 +08:00
|
|
|
.tuner_type = TUNER_XC2028,
|
|
|
|
.tuner_addr = 0x61, /* 0xc2 >> 1 */
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_VIN2_CH1,
|
|
|
|
.gpio0 = 0,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN6_CH1,
|
|
|
|
.gpio0 = 0,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN8_CH1 |
|
|
|
|
CX25840_SVIDEO_ON,
|
|
|
|
.gpio0 = 0,
|
|
|
|
} },
|
2007-12-18 12:09:11 +08:00
|
|
|
},
|
2008-04-19 12:14:19 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1200] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1200",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2008-04-19 12:25:52 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1700] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1700",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2008-04-23 02:38:26 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1400] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1400",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2008-05-07 12:43:10 +08:00
|
|
|
[CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP] = {
|
|
|
|
.name = "DViCO FusionHDTV7 Dual Express",
|
2008-07-01 07:58:38 +08:00
|
|
|
.portb = CX23885_MPEG_DVB,
|
2008-05-07 12:43:10 +08:00
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2008-08-05 08:39:53 +08:00
|
|
|
[CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP] = {
|
|
|
|
.name = "DViCO FusionHDTV DVB-T Dual Express",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2008-08-13 00:30:03 +08:00
|
|
|
[CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H] = {
|
|
|
|
.name = "Leadtek Winfast PxDVR3200 H",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2013-09-13 22:28:12 +08:00
|
|
|
[CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200] = {
|
|
|
|
.name = "Leadtek Winfast PxPVR2200",
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.tuner_type = TUNER_XC2028,
|
|
|
|
.tuner_addr = 0x61,
|
|
|
|
.tuner_bus = 1,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN2_CH1 |
|
|
|
|
CX25840_VIN5_CH2,
|
|
|
|
.amux = CX25840_AUDIO8,
|
|
|
|
.gpio0 = 0x704040,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_COMPOSITE1,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
.gpio0 = 0x704040,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_SVIDEO_LUMA3 |
|
|
|
|
CX25840_SVIDEO_CHROMA4,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
.gpio0 = 0x704040,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPONENT,
|
|
|
|
.vmux = CX25840_VIN7_CH1 |
|
|
|
|
CX25840_VIN6_CH2 |
|
|
|
|
CX25840_VIN8_CH3 |
|
|
|
|
CX25840_COMPONENT_ON,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
.gpio0 = 0x704040,
|
|
|
|
} },
|
|
|
|
},
|
2011-07-11 21:58:35 +08:00
|
|
|
[CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000] = {
|
|
|
|
.name = "Leadtek Winfast PxDVR3200 H XC4000",
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
.tuner_type = TUNER_XC4000,
|
|
|
|
.tuner_addr = 0x61,
|
2011-12-12 07:19:34 +08:00
|
|
|
.radio_type = UNSET,
|
|
|
|
.radio_addr = ADDR_UNSET,
|
2011-07-11 21:58:35 +08:00
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN2_CH1 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_NONE0_CH3,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_COMPOSITE1,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_SVIDEO_LUMA3 |
|
|
|
|
CX25840_SVIDEO_CHROMA4,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPONENT,
|
|
|
|
.vmux = CX25840_VIN7_CH1 |
|
|
|
|
CX25840_VIN6_CH2 |
|
|
|
|
CX25840_VIN8_CH3 |
|
|
|
|
CX25840_COMPONENT_ON,
|
|
|
|
} },
|
|
|
|
},
|
2008-11-24 01:11:16 +08:00
|
|
|
[CX23885_BOARD_COMPRO_VIDEOMATE_E650F] = {
|
|
|
|
.name = "Compro VideoMate E650F",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-01-17 23:11:20 +08:00
|
|
|
[CX23885_BOARD_TBS_6920] = {
|
|
|
|
.name = "TurboSight TBS 6920",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2013-10-02 09:11:35 +08:00
|
|
|
[CX23885_BOARD_TBS_6980] = {
|
|
|
|
.name = "TurboSight TBS 6980",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
|
|
|
[CX23885_BOARD_TBS_6981] = {
|
|
|
|
.name = "TurboSight TBS 6981",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-01-17 23:18:26 +08:00
|
|
|
[CX23885_BOARD_TEVII_S470] = {
|
|
|
|
.name = "TeVii S470",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-01-17 23:23:31 +08:00
|
|
|
[CX23885_BOARD_DVBWORLD_2005] = {
|
|
|
|
.name = "DVBWorld DVB-S2 2005",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-03-03 23:06:09 +08:00
|
|
|
[CX23885_BOARD_NETUP_DUAL_DVBS2_CI] = {
|
2011-01-26 04:04:00 +08:00
|
|
|
.ci_type = 1,
|
2009-03-03 23:06:09 +08:00
|
|
|
.name = "NetUP Dual DVB-S2 CI",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-05-02 22:39:46 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1270] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1270",
|
2009-05-04 10:27:02 +08:00
|
|
|
.portc = CX23885_MPEG_DVB,
|
2009-05-02 22:39:46 +08:00
|
|
|
},
|
2009-05-09 09:39:24 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1275] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1275",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-05-09 03:05:29 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1255] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1255",
|
2012-07-02 03:15:14 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2009-05-09 03:05:29 +08:00
|
|
|
.portc = CX23885_MPEG_DVB,
|
2012-07-02 03:15:14 +08:00
|
|
|
.tuner_type = TUNER_ABSENT,
|
|
|
|
.tuner_addr = 0x42, /* 0x84 >> 1 */
|
|
|
|
.force_bff = 1,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_VIN2_CH1 |
|
|
|
|
CX25840_DIF_ON,
|
|
|
|
.amux = CX25840_AUDIO8,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN6_CH1,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN8_CH1 |
|
|
|
|
CX25840_SVIDEO_ON,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
} },
|
|
|
|
},
|
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1255_22111] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1255",
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
.tuner_type = TUNER_ABSENT,
|
|
|
|
.tuner_addr = 0x42, /* 0x84 >> 1 */
|
|
|
|
.force_bff = 1,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_VIN2_CH1 |
|
|
|
|
CX25840_DIF_ON,
|
|
|
|
.amux = CX25840_AUDIO8,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN8_CH1 |
|
|
|
|
CX25840_SVIDEO_ON,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
} },
|
2009-05-09 03:05:29 +08:00
|
|
|
},
|
2009-05-13 04:32:17 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1210] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1210",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-05-18 16:25:49 +08:00
|
|
|
[CX23885_BOARD_MYGICA_X8506] = {
|
|
|
|
.name = "Mygica X8506 DMB-TH",
|
2009-10-22 00:15:30 +08:00
|
|
|
.tuner_type = TUNER_XC5000,
|
|
|
|
.tuner_addr = 0x61,
|
2011-01-26 04:05:00 +08:00
|
|
|
.tuner_bus = 1,
|
2009-10-21 22:09:28 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2009-05-18 16:25:49 +08:00
|
|
|
.portb = CX23885_MPEG_DVB,
|
2009-10-21 22:09:28 +08:00
|
|
|
.input = {
|
2009-10-22 00:15:30 +08:00
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_COMPOSITE2,
|
|
|
|
},
|
2009-10-21 22:09:28 +08:00
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_COMPOSITE8,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_SVIDEO_LUMA3 |
|
|
|
|
CX25840_SVIDEO_CHROMA4,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_COMPONENT,
|
|
|
|
.vmux = CX25840_COMPONENT_ON |
|
|
|
|
CX25840_VIN1_CH1 |
|
|
|
|
CX25840_VIN6_CH2 |
|
|
|
|
CX25840_VIN7_CH3,
|
|
|
|
},
|
|
|
|
},
|
2009-05-18 16:25:49 +08:00
|
|
|
},
|
2009-06-17 12:38:12 +08:00
|
|
|
[CX23885_BOARD_MAGICPRO_PROHDTVE2] = {
|
|
|
|
.name = "Magic-Pro ProHDTV Extreme 2",
|
2009-10-22 00:15:30 +08:00
|
|
|
.tuner_type = TUNER_XC5000,
|
|
|
|
.tuner_addr = 0x61,
|
2011-01-26 04:05:00 +08:00
|
|
|
.tuner_bus = 1,
|
2009-10-21 22:09:28 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2009-06-17 12:38:12 +08:00
|
|
|
.portb = CX23885_MPEG_DVB,
|
2009-10-21 22:09:28 +08:00
|
|
|
.input = {
|
2009-10-22 00:15:30 +08:00
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_COMPOSITE2,
|
|
|
|
},
|
2009-10-21 22:09:28 +08:00
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_COMPOSITE8,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_SVIDEO_LUMA3 |
|
|
|
|
CX25840_SVIDEO_CHROMA4,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_COMPONENT,
|
|
|
|
.vmux = CX25840_COMPONENT_ON |
|
|
|
|
CX25840_VIN1_CH1 |
|
|
|
|
CX25840_VIN6_CH2 |
|
|
|
|
CX25840_VIN7_CH3,
|
|
|
|
},
|
|
|
|
},
|
2009-06-17 12:38:12 +08:00
|
|
|
},
|
2009-07-21 02:37:25 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1850] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1850",
|
2012-01-05 08:08:35 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2009-07-21 02:37:25 +08:00
|
|
|
.portb = CX23885_MPEG_ENCODER,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
2012-01-05 08:08:35 +08:00
|
|
|
.tuner_type = TUNER_ABSENT,
|
|
|
|
.tuner_addr = 0x42, /* 0x84 >> 1 */
|
|
|
|
.force_bff = 1,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_VIN2_CH1 |
|
|
|
|
CX25840_DIF_ON,
|
|
|
|
.amux = CX25840_AUDIO8,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN6_CH1,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN8_CH1 |
|
|
|
|
CX25840_SVIDEO_ON,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
} },
|
2009-07-21 02:37:25 +08:00
|
|
|
},
|
2009-09-19 05:55:47 +08:00
|
|
|
[CX23885_BOARD_COMPRO_VIDEOMATE_E800] = {
|
|
|
|
.name = "Compro VideoMate E800",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-11-11 12:52:45 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR1290] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR1290",
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2009-10-26 19:54:04 +08:00
|
|
|
[CX23885_BOARD_MYGICA_X8558PRO] = {
|
|
|
|
.name = "Mygica X8558 PRO DMB-TH",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2010-01-22 15:55:28 +08:00
|
|
|
[CX23885_BOARD_LEADTEK_WINFAST_PXTV1200] = {
|
|
|
|
.name = "LEADTEK WinFast PxTV1200",
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.tuner_type = TUNER_XC2028,
|
|
|
|
.tuner_addr = 0x61,
|
2011-01-26 04:05:00 +08:00
|
|
|
.tuner_bus = 1,
|
2010-01-22 15:55:28 +08:00
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN2_CH1 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_NONE0_CH3,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_COMPOSITE1,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_SVIDEO_LUMA3 |
|
|
|
|
CX25840_SVIDEO_CHROMA4,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPONENT,
|
|
|
|
.vmux = CX25840_VIN7_CH1 |
|
|
|
|
CX25840_VIN6_CH2 |
|
|
|
|
CX25840_VIN8_CH3 |
|
|
|
|
CX25840_COMPONENT_ON,
|
|
|
|
} },
|
|
|
|
},
|
2010-12-07 04:09:53 +08:00
|
|
|
[CX23885_BOARD_GOTVIEW_X5_3D_HYBRID] = {
|
|
|
|
.name = "GoTView X5 3D Hybrid",
|
|
|
|
.tuner_type = TUNER_XC5000,
|
|
|
|
.tuner_addr = 0x64,
|
2011-01-26 04:05:00 +08:00
|
|
|
.tuner_bus = 1,
|
2010-12-07 04:09:53 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN2_CH1 |
|
|
|
|
CX25840_VIN5_CH2,
|
|
|
|
.gpio0 = 0x02,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX23885_VMUX_COMPOSITE1,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_SVIDEO_LUMA3 |
|
|
|
|
CX25840_SVIDEO_CHROMA4,
|
|
|
|
} },
|
|
|
|
},
|
2011-01-26 04:04:00 +08:00
|
|
|
[CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF] = {
|
|
|
|
.ci_type = 2,
|
|
|
|
.name = "NetUP Dual DVB-T/C-CI RF",
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
2011-01-26 04:06:00 +08:00
|
|
|
.num_fds_portb = 2,
|
|
|
|
.num_fds_portc = 2,
|
2011-01-26 04:04:00 +08:00
|
|
|
.tuner_type = TUNER_XC5000,
|
|
|
|
.tuner_addr = 0x64,
|
|
|
|
.input = { {
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_COMPOSITE1,
|
|
|
|
} },
|
|
|
|
},
|
2011-10-10 22:09:55 +08:00
|
|
|
[CX23885_BOARD_MPX885] = {
|
|
|
|
.name = "MPX-885",
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_COMPOSITE1,
|
|
|
|
.amux = CX25840_AUDIO6,
|
|
|
|
.gpio0 = 0,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE2,
|
|
|
|
.vmux = CX25840_COMPOSITE2,
|
|
|
|
.amux = CX25840_AUDIO6,
|
|
|
|
.gpio0 = 0,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE3,
|
|
|
|
.vmux = CX25840_COMPOSITE3,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
.gpio0 = 0,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPOSITE4,
|
|
|
|
.vmux = CX25840_COMPOSITE4,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
.gpio0 = 0,
|
|
|
|
} },
|
|
|
|
},
|
2011-11-10 02:13:00 +08:00
|
|
|
[CX23885_BOARD_MYGICA_X8507] = {
|
2013-08-09 19:53:27 +08:00
|
|
|
.name = "Mygica X8502/X8507 ISDB-T",
|
2011-11-10 02:13:00 +08:00
|
|
|
.tuner_type = TUNER_XC5000,
|
|
|
|
.tuner_addr = 0x61,
|
|
|
|
.tuner_bus = 1,
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2013-08-09 19:53:27 +08:00
|
|
|
.portb = CX23885_MPEG_DVB,
|
2011-11-10 02:13:00 +08:00
|
|
|
.input = {
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_COMPOSITE2,
|
|
|
|
.amux = CX25840_AUDIO8,
|
|
|
|
},
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_COMPOSITE8,
|
2012-09-21 21:33:51 +08:00
|
|
|
.amux = CX25840_AUDIO7,
|
2011-11-10 02:13:00 +08:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_SVIDEO_LUMA3 |
|
|
|
|
CX25840_SVIDEO_CHROMA4,
|
2012-09-21 21:33:51 +08:00
|
|
|
.amux = CX25840_AUDIO7,
|
2011-11-10 02:13:00 +08:00
|
|
|
},
|
|
|
|
{
|
|
|
|
.type = CX23885_VMUX_COMPONENT,
|
|
|
|
.vmux = CX25840_COMPONENT_ON |
|
|
|
|
CX25840_VIN1_CH1 |
|
|
|
|
CX25840_VIN6_CH2 |
|
|
|
|
CX25840_VIN7_CH3,
|
2012-09-21 21:33:51 +08:00
|
|
|
.amux = CX25840_AUDIO7,
|
2011-11-10 02:13:00 +08:00
|
|
|
},
|
|
|
|
},
|
2012-01-07 20:20:48 +08:00
|
|
|
},
|
|
|
|
[CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL] = {
|
|
|
|
.name = "TerraTec Cinergy T PCIe Dual",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
2012-05-11 22:45:42 +08:00
|
|
|
},
|
|
|
|
[CX23885_BOARD_TEVII_S471] = {
|
|
|
|
.name = "TeVii S471",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
2012-09-12 18:59:18 +08:00
|
|
|
},
|
|
|
|
[CX23885_BOARD_PROF_8000] = {
|
|
|
|
.name = "Prof Revolution DVB-S2 8000",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
2012-12-16 10:34:09 +08:00
|
|
|
},
|
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR4400] = {
|
2014-12-23 06:51:39 +08:00
|
|
|
.name = "Hauppauge WinTV-HVR4400/HVR5500",
|
2014-07-23 04:12:13 +08:00
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
2012-12-16 10:34:09 +08:00
|
|
|
.portb = CX23885_MPEG_DVB,
|
2014-07-23 04:12:13 +08:00
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
.tuner_type = TUNER_NXP_TDA18271,
|
|
|
|
.tuner_addr = 0x60, /* 0xc0 >> 1 */
|
|
|
|
.tuner_bus = 1,
|
2012-12-16 10:34:09 +08:00
|
|
|
},
|
2014-12-23 06:51:39 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_STARBURST] = {
|
|
|
|
.name = "Hauppauge WinTV Starburst",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2012-12-09 05:20:59 +08:00
|
|
|
[CX23885_BOARD_AVERMEDIA_HC81R] = {
|
|
|
|
.name = "AVerTV Hybrid Express Slim HC81R",
|
|
|
|
.tuner_type = TUNER_XC2028,
|
|
|
|
.tuner_addr = 0x61, /* 0xc2 >> 1 */
|
|
|
|
.tuner_bus = 1,
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_TELEVISION,
|
|
|
|
.vmux = CX25840_VIN2_CH1 |
|
|
|
|
CX25840_VIN5_CH2 |
|
|
|
|
CX25840_NONE0_CH3 |
|
|
|
|
CX25840_NONE1_CH3,
|
|
|
|
.amux = CX25840_AUDIO8,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_VIN8_CH1 |
|
|
|
|
CX25840_NONE_CH2 |
|
|
|
|
CX25840_VIN7_CH3 |
|
|
|
|
CX25840_SVIDEO_ON,
|
|
|
|
.amux = CX25840_AUDIO6,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_COMPONENT,
|
|
|
|
.vmux = CX25840_VIN1_CH1 |
|
|
|
|
CX25840_NONE_CH2 |
|
|
|
|
CX25840_NONE0_CH3 |
|
|
|
|
CX25840_NONE1_CH3,
|
|
|
|
.amux = CX25840_AUDIO6,
|
|
|
|
} },
|
2014-06-27 22:15:42 +08:00
|
|
|
},
|
2014-06-12 18:12:24 +08:00
|
|
|
[CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2] = {
|
|
|
|
.name = "DViCO FusionHDTV DVB-T Dual Express2",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-06-27 22:15:42 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_IMPACTVCBE] = {
|
|
|
|
.name = "Hauppauge ImpactVCB-e",
|
|
|
|
.tuner_type = TUNER_ABSENT,
|
|
|
|
.porta = CX23885_ANALOG_VIDEO,
|
|
|
|
.input = {{
|
|
|
|
.type = CX23885_VMUX_COMPOSITE1,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN6_CH1,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
}, {
|
|
|
|
.type = CX23885_VMUX_SVIDEO,
|
|
|
|
.vmux = CX25840_VIN7_CH3 |
|
|
|
|
CX25840_VIN4_CH2 |
|
|
|
|
CX25840_VIN8_CH1 |
|
|
|
|
CX25840_SVIDEO_ON,
|
|
|
|
.amux = CX25840_AUDIO7,
|
|
|
|
} },
|
|
|
|
},
|
2014-08-12 03:58:15 +08:00
|
|
|
[CX23885_BOARD_DVBSKY_T9580] = {
|
|
|
|
.name = "DVBSky T9580",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-09-29 15:44:16 +08:00
|
|
|
[CX23885_BOARD_DVBSKY_T980C] = {
|
|
|
|
.name = "DVBSky T980C",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-10-23 18:01:44 +08:00
|
|
|
[CX23885_BOARD_DVBSKY_S950C] = {
|
|
|
|
.name = "DVBSky S950C",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-10-31 04:48:27 +08:00
|
|
|
[CX23885_BOARD_TT_CT2_4500_CI] = {
|
|
|
|
.name = "Technotrend TT-budget CT2-4500 CI",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-11-05 22:58:07 +08:00
|
|
|
[CX23885_BOARD_DVBSKY_S950] = {
|
|
|
|
.name = "DVBSky S950",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-11-05 22:58:38 +08:00
|
|
|
[CX23885_BOARD_DVBSKY_S952] = {
|
|
|
|
.name = "DVBSky S952",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-11-12 12:23:12 +08:00
|
|
|
[CX23885_BOARD_DVBSKY_T982] = {
|
|
|
|
.name = "DVBSky T982",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2014-12-12 03:12:46 +08:00
|
|
|
[CX23885_BOARD_HAUPPAUGE_HVR5525] = {
|
|
|
|
.name = "Hauppauge WinTV-HVR5525",
|
|
|
|
.portb = CX23885_MPEG_DVB,
|
|
|
|
.portc = CX23885_MPEG_DVB,
|
|
|
|
},
|
2007-03-12 07:44:05 +08:00
|
|
|
};
|
|
|
|
const unsigned int cx23885_bcount = ARRAY_SIZE(cx23885_boards);
|
|
|
|
|
|
|
|
/* ------------------------------------------------------------------ */
|
|
|
|
/* PCI subsystem IDs */
|
|
|
|
|
|
|
|
struct cx23885_subid cx23885_subids[] = {
|
|
|
|
{
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x3400,
|
|
|
|
.card = CX23885_BOARD_UNKNOWN,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7600,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1800lp,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7800,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1800,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-03-12 07:44:05 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7801,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1800,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-12-28 08:46:34 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7809,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1800,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-08-23 08:01:20 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7911,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1250,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-09-09 02:17:13 +08:00
|
|
|
.subvendor = 0x18ac,
|
|
|
|
.subdevice = 0xd500,
|
|
|
|
.card = CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-12-28 09:19:31 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7790,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1500Q,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-12-18 12:57:06 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7797,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1500Q,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-12-28 09:19:31 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7710,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1500,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2007-12-18 12:09:11 +08:00
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7717,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1500,
|
2008-04-19 12:14:19 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x71d1,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1200,
|
2008-05-03 03:12:44 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x71d3,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1200,
|
2008-04-19 12:25:52 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x8101,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1700,
|
2008-04-23 02:38:26 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x8010,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1400,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2008-05-07 12:43:10 +08:00
|
|
|
.subvendor = 0x18ac,
|
|
|
|
.subdevice = 0xd618,
|
|
|
|
.card = CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP,
|
2008-10-17 07:18:44 +08:00
|
|
|
}, {
|
2008-08-05 08:39:53 +08:00
|
|
|
.subvendor = 0x18ac,
|
|
|
|
.subdevice = 0xdb78,
|
|
|
|
.card = CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP,
|
2008-08-13 00:30:03 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x107d,
|
|
|
|
.subdevice = 0x6681,
|
|
|
|
.card = CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H,
|
2013-09-13 22:28:12 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x107d,
|
|
|
|
.subdevice = 0x6f21,
|
|
|
|
.card = CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200,
|
2011-07-11 21:58:35 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x107d,
|
|
|
|
.subdevice = 0x6f39,
|
|
|
|
.card = CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000,
|
2008-11-24 01:11:16 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x185b,
|
|
|
|
.subdevice = 0xe800,
|
|
|
|
.card = CX23885_BOARD_COMPRO_VIDEOMATE_E650F,
|
2009-01-17 23:11:20 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x6920,
|
|
|
|
.subdevice = 0x8888,
|
|
|
|
.card = CX23885_BOARD_TBS_6920,
|
2013-10-02 09:11:35 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x6980,
|
|
|
|
.subdevice = 0x8888,
|
|
|
|
.card = CX23885_BOARD_TBS_6980,
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x6981,
|
|
|
|
.subdevice = 0x8888,
|
|
|
|
.card = CX23885_BOARD_TBS_6981,
|
2009-01-17 23:18:26 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0xd470,
|
|
|
|
.subdevice = 0x9022,
|
|
|
|
.card = CX23885_BOARD_TEVII_S470,
|
2009-01-17 23:23:31 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0001,
|
|
|
|
.subdevice = 0x2005,
|
|
|
|
.card = CX23885_BOARD_DVBWORLD_2005,
|
2009-03-03 23:06:09 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x1b55,
|
|
|
|
.subdevice = 0x2a2c,
|
|
|
|
.card = CX23885_BOARD_NETUP_DUAL_DVBS2_CI,
|
2009-05-02 22:39:46 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x2211,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1270,
|
2009-05-09 09:39:24 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x2215,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1275,
|
2010-07-01 05:17:35 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x221d,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1275,
|
2009-05-09 03:05:29 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x2251,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1255,
|
2010-07-01 05:17:35 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x2259,
|
2012-07-02 03:15:14 +08:00
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1255_22111,
|
2009-05-13 04:32:17 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x2291,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210,
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x2295,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210,
|
2010-07-01 05:17:35 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x2299,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210,
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x229d,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210, /* HVR1215 */
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x22f0,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210,
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x22f1,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1255,
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x22f2,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1275,
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x22f3,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210, /* HVR1215 */
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x22f4,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210,
|
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x22f5,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1210, /* HVR1215 */
|
2009-05-18 16:25:49 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x14f1,
|
|
|
|
.subdevice = 0x8651,
|
|
|
|
.card = CX23885_BOARD_MYGICA_X8506,
|
2009-06-17 12:38:12 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x14f1,
|
|
|
|
.subdevice = 0x8657,
|
|
|
|
.card = CX23885_BOARD_MAGICPRO_PROHDTVE2,
|
2009-07-21 02:37:25 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x8541,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1850,
|
2009-09-19 05:55:47 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x1858,
|
|
|
|
.subdevice = 0xe800,
|
|
|
|
.card = CX23885_BOARD_COMPRO_VIDEOMATE_E800,
|
2009-11-11 12:52:45 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x8551,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR1290,
|
2009-10-26 19:54:04 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x14f1,
|
|
|
|
.subdevice = 0x8578,
|
|
|
|
.card = CX23885_BOARD_MYGICA_X8558PRO,
|
2010-01-22 15:55:28 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x107d,
|
|
|
|
.subdevice = 0x6f22,
|
|
|
|
.card = CX23885_BOARD_LEADTEK_WINFAST_PXTV1200,
|
2010-12-07 04:09:53 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x5654,
|
|
|
|
.subdevice = 0x2390,
|
|
|
|
.card = CX23885_BOARD_GOTVIEW_X5_3D_HYBRID,
|
2011-01-26 04:04:00 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x1b55,
|
|
|
|
.subdevice = 0xe2e4,
|
|
|
|
.card = CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF,
|
2011-11-10 02:13:00 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x14f1,
|
|
|
|
.subdevice = 0x8502,
|
|
|
|
.card = CX23885_BOARD_MYGICA_X8507,
|
2012-01-07 20:20:48 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x153b,
|
|
|
|
.subdevice = 0x117e,
|
|
|
|
.card = CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL,
|
2012-05-11 22:45:42 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0xd471,
|
|
|
|
.subdevice = 0x9022,
|
|
|
|
.card = CX23885_BOARD_TEVII_S471,
|
2012-09-12 18:59:18 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x8000,
|
|
|
|
.subdevice = 0x3034,
|
|
|
|
.card = CX23885_BOARD_PROF_8000,
|
2012-12-16 10:34:09 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0xc108,
|
2014-12-23 06:51:39 +08:00
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR4400, /* Hauppauge WinTV HVR-4400 (Model 121xxx, Hybrid DVB-T/S2, IR) */
|
2012-12-16 10:34:09 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0xc138,
|
2014-12-23 06:51:39 +08:00
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR4400, /* Hauppauge WinTV HVR-5500 (Model 121xxx, Hybrid DVB-T/C/S2, IR) */
|
2012-12-16 10:34:09 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0xc12a,
|
2014-12-23 06:51:39 +08:00
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_STARBURST, /* Hauppauge WinTV Starburst (Model 121x00, DVB-S2, IR) */
|
2012-12-16 10:34:09 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0xc1f8,
|
2014-12-23 06:51:39 +08:00
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR4400, /* Hauppauge WinTV HVR-5500 (Model 121xxx, Hybrid DVB-T/C/S2, IR) */
|
2012-12-09 05:20:59 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x1461,
|
|
|
|
.subdevice = 0xd939,
|
|
|
|
.card = CX23885_BOARD_AVERMEDIA_HC81R,
|
2014-06-27 22:15:42 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0x7133,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_IMPACTVCBE,
|
2014-06-12 18:12:24 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x18ac,
|
|
|
|
.subdevice = 0xdb98,
|
|
|
|
.card = CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2,
|
2014-08-12 03:58:15 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x4254,
|
|
|
|
.subdevice = 0x9580,
|
|
|
|
.card = CX23885_BOARD_DVBSKY_T9580,
|
2014-09-29 15:44:16 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x4254,
|
|
|
|
.subdevice = 0x980c,
|
|
|
|
.card = CX23885_BOARD_DVBSKY_T980C,
|
2014-10-23 18:01:44 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x4254,
|
|
|
|
.subdevice = 0x950c,
|
|
|
|
.card = CX23885_BOARD_DVBSKY_S950C,
|
2014-10-31 04:48:27 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x13c2,
|
|
|
|
.subdevice = 0x3013,
|
|
|
|
.card = CX23885_BOARD_TT_CT2_4500_CI,
|
2014-11-05 22:58:07 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x4254,
|
|
|
|
.subdevice = 0x0950,
|
|
|
|
.card = CX23885_BOARD_DVBSKY_S950,
|
2014-11-05 22:58:38 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x4254,
|
|
|
|
.subdevice = 0x0952,
|
|
|
|
.card = CX23885_BOARD_DVBSKY_S952,
|
2014-11-12 12:23:12 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x4254,
|
|
|
|
.subdevice = 0x0982,
|
|
|
|
.card = CX23885_BOARD_DVBSKY_T982,
|
2014-12-12 03:12:46 +08:00
|
|
|
}, {
|
|
|
|
.subvendor = 0x0070,
|
|
|
|
.subdevice = 0xf038,
|
|
|
|
.card = CX23885_BOARD_HAUPPAUGE_HVR5525,
|
2007-03-12 07:44:05 +08:00
|
|
|
},
|
|
|
|
};
|
|
|
|
const unsigned int cx23885_idcount = ARRAY_SIZE(cx23885_subids);
|
|
|
|
|
|
|
|
void cx23885_card_list(struct cx23885_dev *dev)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
if (0 == dev->pci->subsystem_vendor &&
|
|
|
|
0 == dev->pci->subsystem_device) {
|
2008-10-17 07:18:44 +08:00
|
|
|
printk(KERN_INFO
|
|
|
|
"%s: Board has no valid PCIe Subsystem ID and can't\n"
|
|
|
|
"%s: be autodetected. Pass card=<n> insmod option\n"
|
|
|
|
"%s: to workaround that. Redirect complaints to the\n"
|
|
|
|
"%s: vendor of the TV card. Best regards,\n"
|
2007-03-12 07:44:05 +08:00
|
|
|
"%s: -- tux\n",
|
|
|
|
dev->name, dev->name, dev->name, dev->name, dev->name);
|
|
|
|
} else {
|
2008-10-17 07:18:44 +08:00
|
|
|
printk(KERN_INFO
|
|
|
|
"%s: Your board isn't known (yet) to the driver.\n"
|
|
|
|
"%s: Try to pick one of the existing card configs via\n"
|
2007-03-12 07:44:05 +08:00
|
|
|
"%s: card=<n> insmod option. Updating to the latest\n"
|
|
|
|
"%s: version might help as well.\n",
|
|
|
|
dev->name, dev->name, dev->name, dev->name);
|
|
|
|
}
|
2008-10-17 07:18:44 +08:00
|
|
|
printk(KERN_INFO "%s: Here is a list of valid choices for the card=<n> insmod option:\n",
|
2007-03-12 07:44:05 +08:00
|
|
|
dev->name);
|
|
|
|
for (i = 0; i < cx23885_bcount; i++)
|
2008-10-17 07:18:44 +08:00
|
|
|
printk(KERN_INFO "%s: card=%d -> %s\n",
|
2007-03-12 07:44:05 +08:00
|
|
|
dev->name, i, cx23885_boards[i].name);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void hauppauge_eeprom(struct cx23885_dev *dev, u8 *eeprom_data)
|
|
|
|
{
|
|
|
|
struct tveeprom tv;
|
|
|
|
|
2008-10-17 07:18:44 +08:00
|
|
|
tveeprom_hauppauge_analog(&dev->i2c_bus[0].i2c_client, &tv,
|
|
|
|
eeprom_data);
|
2007-03-12 07:44:05 +08:00
|
|
|
|
|
|
|
/* Make sure we support the board model */
|
2008-10-17 07:18:44 +08:00
|
|
|
switch (tv.model) {
|
2009-05-13 05:37:35 +08:00
|
|
|
case 22001:
|
|
|
|
/* WinTV-HVR1270 (PCIe, Retail, half height)
|
|
|
|
* ATSC/QAM and basic analog, IR Blast */
|
|
|
|
case 22009:
|
|
|
|
/* WinTV-HVR1210 (PCIe, Retail, half height)
|
|
|
|
* DVB-T and basic analog, IR Blast */
|
|
|
|
case 22011:
|
|
|
|
/* WinTV-HVR1270 (PCIe, Retail, half height)
|
|
|
|
* ATSC/QAM and basic analog, IR Recv */
|
|
|
|
case 22019:
|
|
|
|
/* WinTV-HVR1210 (PCIe, Retail, half height)
|
|
|
|
* DVB-T and basic analog, IR Recv */
|
|
|
|
case 22021:
|
|
|
|
/* WinTV-HVR1275 (PCIe, Retail, half height)
|
|
|
|
* ATSC/QAM and basic analog, IR Recv */
|
|
|
|
case 22029:
|
|
|
|
/* WinTV-HVR1210 (PCIe, Retail, half height)
|
|
|
|
* DVB-T and basic analog, IR Recv */
|
|
|
|
case 22101:
|
|
|
|
/* WinTV-HVR1270 (PCIe, Retail, full height)
|
|
|
|
* ATSC/QAM and basic analog, IR Blast */
|
|
|
|
case 22109:
|
|
|
|
/* WinTV-HVR1210 (PCIe, Retail, full height)
|
|
|
|
* DVB-T and basic analog, IR Blast */
|
|
|
|
case 22111:
|
|
|
|
/* WinTV-HVR1270 (PCIe, Retail, full height)
|
|
|
|
* ATSC/QAM and basic analog, IR Recv */
|
|
|
|
case 22119:
|
|
|
|
/* WinTV-HVR1210 (PCIe, Retail, full height)
|
|
|
|
* DVB-T and basic analog, IR Recv */
|
|
|
|
case 22121:
|
|
|
|
/* WinTV-HVR1275 (PCIe, Retail, full height)
|
|
|
|
* ATSC/QAM and basic analog, IR Recv */
|
|
|
|
case 22129:
|
|
|
|
/* WinTV-HVR1210 (PCIe, Retail, full height)
|
|
|
|
* DVB-T and basic analog, IR Recv */
|
2008-05-03 03:14:33 +08:00
|
|
|
case 71009:
|
|
|
|
/* WinTV-HVR1200 (PCIe, Retail, full height)
|
|
|
|
* DVB-T and basic analog */
|
2014-06-27 22:15:42 +08:00
|
|
|
case 71100:
|
|
|
|
/* WinTV-ImpactVCB-e (PCIe, Retail, half height)
|
|
|
|
* Basic analog */
|
2008-05-03 03:14:33 +08:00
|
|
|
case 71359:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, half height)
|
|
|
|
* DVB-T and basic analog */
|
|
|
|
case 71439:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, half height)
|
|
|
|
* DVB-T and basic analog */
|
|
|
|
case 71449:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, full height)
|
|
|
|
* DVB-T and basic analog */
|
|
|
|
case 71939:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, half height)
|
|
|
|
* DVB-T and basic analog */
|
|
|
|
case 71949:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, full height)
|
|
|
|
* DVB-T and basic analog */
|
|
|
|
case 71959:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, full height)
|
|
|
|
* DVB-T and basic analog */
|
|
|
|
case 71979:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, half height)
|
|
|
|
* DVB-T and basic analog */
|
|
|
|
case 71999:
|
|
|
|
/* WinTV-HVR1200 (PCIe, OEM, full height)
|
|
|
|
* DVB-T and basic analog */
|
2008-10-17 07:18:44 +08:00
|
|
|
case 76601:
|
|
|
|
/* WinTV-HVR1800lp (PCIe, Retail, No IR, Dual
|
|
|
|
channel ATSC and MPEG2 HW Encoder */
|
|
|
|
case 77001:
|
|
|
|
/* WinTV-HVR1500 (Express Card, OEM, No IR, ATSC
|
|
|
|
and Basic analog */
|
|
|
|
case 77011:
|
|
|
|
/* WinTV-HVR1500 (Express Card, Retail, No IR, ATSC
|
|
|
|
and Basic analog */
|
|
|
|
case 77041:
|
|
|
|
/* WinTV-HVR1500Q (Express Card, OEM, No IR, ATSC/QAM
|
|
|
|
and Basic analog */
|
|
|
|
case 77051:
|
|
|
|
/* WinTV-HVR1500Q (Express Card, Retail, No IR, ATSC/QAM
|
|
|
|
and Basic analog */
|
|
|
|
case 78011:
|
|
|
|
/* WinTV-HVR1800 (PCIe, Retail, 3.5mm in, IR, No FM,
|
|
|
|
Dual channel ATSC and MPEG2 HW Encoder */
|
|
|
|
case 78501:
|
|
|
|
/* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,
|
|
|
|
Dual channel ATSC and MPEG2 HW Encoder */
|
|
|
|
case 78521:
|
|
|
|
/* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, FM,
|
|
|
|
Dual channel ATSC and MPEG2 HW Encoder */
|
|
|
|
case 78531:
|
|
|
|
/* WinTV-HVR1800 (PCIe, OEM, RCA in, No IR, No FM,
|
|
|
|
Dual channel ATSC and MPEG2 HW Encoder */
|
|
|
|
case 78631:
|
|
|
|
/* WinTV-HVR1800 (PCIe, OEM, No IR, No FM,
|
|
|
|
Dual channel ATSC and MPEG2 HW Encoder */
|
|
|
|
case 79001:
|
|
|
|
/* WinTV-HVR1250 (PCIe, Retail, IR, full height,
|
|
|
|
ATSC and Basic analog */
|
|
|
|
case 79101:
|
|
|
|
/* WinTV-HVR1250 (PCIe, Retail, IR, half height,
|
|
|
|
ATSC and Basic analog */
|
2010-07-19 04:35:00 +08:00
|
|
|
case 79501:
|
|
|
|
/* WinTV-HVR1250 (PCIe, No IR, half height,
|
|
|
|
ATSC [at least] and Basic analog) */
|
2008-10-17 07:18:44 +08:00
|
|
|
case 79561:
|
|
|
|
/* WinTV-HVR1250 (PCIe, OEM, No IR, half height,
|
|
|
|
ATSC and Basic analog */
|
|
|
|
case 79571:
|
|
|
|
/* WinTV-HVR1250 (PCIe, OEM, No IR, full height,
|
|
|
|
ATSC and Basic analog */
|
|
|
|
case 79671:
|
|
|
|
/* WinTV-HVR1250 (PCIe, OEM, No IR, half height,
|
|
|
|
ATSC and Basic analog */
|
2008-04-23 02:38:26 +08:00
|
|
|
case 80019:
|
|
|
|
/* WinTV-HVR1400 (Express Card, Retail, IR,
|
|
|
|
* DVB-T and Basic analog */
|
2008-05-03 03:14:33 +08:00
|
|
|
case 81509:
|
|
|
|
/* WinTV-HVR1700 (PCIe, OEM, No IR, half height)
|
|
|
|
* DVB-T and MPEG2 HW Encoder */
|
2008-04-19 12:25:52 +08:00
|
|
|
case 81519:
|
2008-05-03 03:14:33 +08:00
|
|
|
/* WinTV-HVR1700 (PCIe, OEM, No IR, full height)
|
2008-04-19 12:25:52 +08:00
|
|
|
* DVB-T and MPEG2 HW Encoder */
|
2007-03-12 07:44:05 +08:00
|
|
|
break;
|
2009-07-21 02:37:25 +08:00
|
|
|
case 85021:
|
2009-11-11 21:46:40 +08:00
|
|
|
/* WinTV-HVR1850 (PCIe, Retail, 3.5mm in, IR, FM,
|
2009-07-21 02:37:25 +08:00
|
|
|
Dual channel ATSC and MPEG2 HW Encoder */
|
|
|
|
break;
|
2009-11-11 21:46:40 +08:00
|
|
|
case 85721:
|
|
|
|
/* WinTV-HVR1290 (PCIe, OEM, RCA in, IR,
|
|
|
|
Dual channel ATSC and Basic analog */
|
2014-12-12 03:12:46 +08:00
|
|
|
case 150329:
|
|
|
|
/* WinTV-HVR5525 (PCIe, DVB-S/S2, DVB-T/T2/C) */
|
2009-11-11 21:46:40 +08:00
|
|
|
break;
|
2007-03-12 07:44:05 +08:00
|
|
|
default:
|
2009-07-21 02:37:25 +08:00
|
|
|
printk(KERN_WARNING "%s: warning: "
|
|
|
|
"unknown hauppauge model #%d\n",
|
2008-10-17 07:18:44 +08:00
|
|
|
dev->name, tv.model);
|
2007-03-12 07:44:05 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
printk(KERN_INFO "%s: hauppauge eeprom: model=%d\n",
|
|
|
|
dev->name, tv.model);
|
|
|
|
}
|
|
|
|
|
2013-10-02 09:11:35 +08:00
|
|
|
/* Some TBS cards require initing a chip using a bitbanged SPI attached
|
|
|
|
to the cx23885 gpio's. If this chip doesn't get init'ed the demod
|
|
|
|
doesn't respond to any command. */
|
|
|
|
static void tbs_card_init(struct cx23885_dev *dev)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
const u8 buf[] = {
|
|
|
|
0xe0, 0x06, 0x66, 0x33, 0x65,
|
|
|
|
0x01, 0x17, 0x06, 0xde};
|
|
|
|
|
|
|
|
switch (dev->board) {
|
|
|
|
case CX23885_BOARD_TBS_6980:
|
|
|
|
case CX23885_BOARD_TBS_6981:
|
|
|
|
cx_set(GP0_IO, 0x00070007);
|
|
|
|
usleep_range(1000, 10000);
|
|
|
|
cx_clear(GP0_IO, 2);
|
|
|
|
usleep_range(1000, 10000);
|
|
|
|
for (i = 0; i < 9 * 8; i++) {
|
|
|
|
cx_clear(GP0_IO, 7);
|
|
|
|
usleep_range(1000, 10000);
|
|
|
|
cx_set(GP0_IO,
|
|
|
|
((buf[i >> 3] >> (7 - (i & 7))) & 1) | 4);
|
|
|
|
usleep_range(1000, 10000);
|
|
|
|
}
|
|
|
|
cx_set(GP0_IO, 7);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-09-13 00:31:45 +08:00
|
|
|
int cx23885_tuner_callback(void *priv, int component, int command, int arg)
|
2008-01-06 03:55:45 +08:00
|
|
|
{
|
2008-08-05 09:18:19 +08:00
|
|
|
struct cx23885_tsport *port = priv;
|
|
|
|
struct cx23885_dev *dev = port->dev;
|
2008-07-01 09:17:05 +08:00
|
|
|
u32 bitmask = 0;
|
|
|
|
|
2012-07-02 08:38:03 +08:00
|
|
|
if ((command == XC2028_RESET_CLK) || (command == XC2028_I2C_FLUSH))
|
2008-08-05 09:18:19 +08:00
|
|
|
return 0;
|
|
|
|
|
2008-07-01 09:17:05 +08:00
|
|
|
if (command != 0) {
|
|
|
|
printk(KERN_ERR "%s(): Unknown command 0x%x.\n",
|
|
|
|
__func__, command);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
2008-01-06 03:55:45 +08:00
|
|
|
|
2008-10-17 07:18:44 +08:00
|
|
|
switch (dev->board) {
|
2008-08-05 08:38:46 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1400:
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500:
|
2008-01-06 03:55:45 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
|
2008-08-13 00:30:03 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
|
2013-09-13 22:28:12 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
|
2011-07-11 21:58:35 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
|
2008-11-24 01:11:16 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
|
2009-09-19 05:55:47 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
|
2010-01-22 15:55:28 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXTV1200:
|
2008-08-05 08:38:46 +08:00
|
|
|
/* Tuner Reset Command */
|
2008-08-13 00:30:03 +08:00
|
|
|
bitmask = 0x04;
|
2008-07-01 09:17:05 +08:00
|
|
|
break;
|
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
|
2008-08-05 08:39:53 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
|
2014-06-12 18:12:24 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
|
2008-08-13 00:30:03 +08:00
|
|
|
/* Two identical tuners on two different i2c buses,
|
|
|
|
* we need to reset the correct gpio. */
|
2009-04-27 22:27:04 +08:00
|
|
|
if (port->nr == 1)
|
2008-08-13 00:30:03 +08:00
|
|
|
bitmask = 0x01;
|
2009-04-27 22:27:04 +08:00
|
|
|
else if (port->nr == 2)
|
2008-08-13 00:30:03 +08:00
|
|
|
bitmask = 0x04;
|
2008-01-06 03:55:45 +08:00
|
|
|
break;
|
2010-12-07 04:09:53 +08:00
|
|
|
case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
|
|
|
|
/* Tuner Reset Command */
|
|
|
|
bitmask = 0x02;
|
|
|
|
break;
|
2011-01-26 04:04:00 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
|
|
|
|
altera_ci_tuner_reset(dev, port->nr);
|
|
|
|
break;
|
2012-12-09 05:20:59 +08:00
|
|
|
case CX23885_BOARD_AVERMEDIA_HC81R:
|
|
|
|
/* XC3028L Reset Command */
|
|
|
|
bitmask = 1 << 2;
|
|
|
|
break;
|
2008-01-06 03:55:45 +08:00
|
|
|
}
|
|
|
|
|
2008-07-01 09:17:05 +08:00
|
|
|
if (bitmask) {
|
|
|
|
/* Drive the tuner into reset and back out */
|
|
|
|
cx_clear(GP0_IO, bitmask);
|
|
|
|
mdelay(200);
|
|
|
|
cx_set(GP0_IO, bitmask);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
2008-01-06 03:55:45 +08:00
|
|
|
}
|
2008-01-06 04:08:05 +08:00
|
|
|
|
2007-09-09 08:31:56 +08:00
|
|
|
void cx23885_gpio_setup(struct cx23885_dev *dev)
|
|
|
|
{
|
2008-10-17 07:18:44 +08:00
|
|
|
switch (dev->board) {
|
2007-09-09 08:31:56 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1250:
|
|
|
|
/* GPIO-0 cx24227 demodulator reset */
|
|
|
|
cx_set(GP0_IO, 0x00010001); /* Bring the part out of reset */
|
|
|
|
break;
|
2007-12-18 12:09:11 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500:
|
|
|
|
/* GPIO-0 cx24227 demodulator */
|
|
|
|
/* GPIO-2 xc3028 tuner */
|
|
|
|
|
|
|
|
/* Put the parts into reset */
|
|
|
|
cx_set(GP0_IO, 0x00050000);
|
|
|
|
cx_clear(GP0_IO, 0x00000005);
|
|
|
|
msleep(5);
|
|
|
|
|
|
|
|
/* Bring the parts out of reset */
|
|
|
|
cx_set(GP0_IO, 0x00050005);
|
|
|
|
break;
|
2007-12-18 12:57:06 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
|
|
|
|
/* GPIO-0 cx24227 demodulator reset */
|
|
|
|
/* GPIO-2 xc5000 tuner reset */
|
|
|
|
cx_set(GP0_IO, 0x00050005); /* Bring the part out of reset */
|
|
|
|
break;
|
2007-09-09 08:31:56 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800:
|
|
|
|
/* GPIO-0 656_CLK */
|
|
|
|
/* GPIO-1 656_D0 */
|
|
|
|
/* GPIO-2 8295A Reset */
|
|
|
|
/* GPIO-3-10 cx23417 data0-7 */
|
|
|
|
/* GPIO-11-14 cx23417 addr0-3 */
|
|
|
|
/* GPIO-15-18 cx23417 READY, CS, RD, WR */
|
|
|
|
/* GPIO-19 IR_RX */
|
2007-12-07 12:40:36 +08:00
|
|
|
|
2008-01-14 10:44:47 +08:00
|
|
|
/* CX23417 GPIO's */
|
|
|
|
/* EIO15 Zilog Reset */
|
|
|
|
/* EIO14 S5H1409/CX24227 Reset */
|
2009-06-26 10:43:31 +08:00
|
|
|
mc417_gpio_enable(dev, GPIO_15 | GPIO_14, 1);
|
|
|
|
|
|
|
|
/* Put the demod into reset and protect the eeprom */
|
|
|
|
mc417_gpio_clear(dev, GPIO_15 | GPIO_14);
|
|
|
|
mdelay(100);
|
|
|
|
|
|
|
|
/* Bring the demod and blaster out of reset */
|
|
|
|
mc417_gpio_set(dev, GPIO_15 | GPIO_14);
|
|
|
|
mdelay(100);
|
2008-01-14 10:44:47 +08:00
|
|
|
|
2008-01-10 13:09:27 +08:00
|
|
|
/* Force the TDA8295A into reset and back */
|
2009-06-26 10:50:39 +08:00
|
|
|
cx23885_gpio_enable(dev, GPIO_2, 1);
|
|
|
|
cx23885_gpio_set(dev, GPIO_2);
|
2008-01-10 13:09:27 +08:00
|
|
|
mdelay(20);
|
2009-06-26 10:50:39 +08:00
|
|
|
cx23885_gpio_clear(dev, GPIO_2);
|
2008-01-10 13:09:27 +08:00
|
|
|
mdelay(20);
|
2009-06-26 10:50:39 +08:00
|
|
|
cx23885_gpio_set(dev, GPIO_2);
|
2008-01-10 13:09:27 +08:00
|
|
|
mdelay(20);
|
2007-09-09 08:31:56 +08:00
|
|
|
break;
|
2008-04-19 12:14:19 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1200:
|
|
|
|
/* GPIO-0 tda10048 demodulator reset */
|
|
|
|
/* GPIO-2 tda18271 tuner reset */
|
|
|
|
|
2008-04-19 12:25:52 +08:00
|
|
|
/* Put the parts into reset and back */
|
|
|
|
cx_set(GP0_IO, 0x00050000);
|
|
|
|
mdelay(20);
|
|
|
|
cx_clear(GP0_IO, 0x00000005);
|
|
|
|
mdelay(20);
|
|
|
|
cx_set(GP0_IO, 0x00050005);
|
|
|
|
break;
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1700:
|
|
|
|
/* GPIO-0 TDA10048 demodulator reset */
|
|
|
|
/* GPIO-2 TDA8295A Reset */
|
|
|
|
/* GPIO-3-10 cx23417 data0-7 */
|
|
|
|
/* GPIO-11-14 cx23417 addr0-3 */
|
|
|
|
/* GPIO-15-18 cx23417 READY, CS, RD, WR */
|
|
|
|
|
|
|
|
/* The following GPIO's are on the interna AVCore (cx25840) */
|
|
|
|
/* GPIO-19 IR_RX */
|
|
|
|
/* GPIO-20 IR_TX 416/DVBT Select */
|
|
|
|
/* GPIO-21 IIS DAT */
|
|
|
|
/* GPIO-22 IIS WCLK */
|
|
|
|
/* GPIO-23 IIS BCLK */
|
|
|
|
|
2008-04-23 02:38:26 +08:00
|
|
|
/* Put the parts into reset and back */
|
|
|
|
cx_set(GP0_IO, 0x00050000);
|
|
|
|
mdelay(20);
|
|
|
|
cx_clear(GP0_IO, 0x00000005);
|
|
|
|
mdelay(20);
|
|
|
|
cx_set(GP0_IO, 0x00050005);
|
|
|
|
break;
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1400:
|
|
|
|
/* GPIO-0 Dibcom7000p demodulator reset */
|
|
|
|
/* GPIO-2 xc3028L tuner reset */
|
|
|
|
/* GPIO-13 LED */
|
|
|
|
|
2008-04-19 12:14:19 +08:00
|
|
|
/* Put the parts into reset and back */
|
|
|
|
cx_set(GP0_IO, 0x00050000);
|
|
|
|
mdelay(20);
|
|
|
|
cx_clear(GP0_IO, 0x00000005);
|
|
|
|
mdelay(20);
|
|
|
|
cx_set(GP0_IO, 0x00050005);
|
|
|
|
break;
|
2008-07-01 08:23:50 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
|
|
|
|
/* GPIO-0 xc5000 tuner reset i2c bus 0 */
|
|
|
|
/* GPIO-1 s5h1409 demod reset i2c bus 0 */
|
|
|
|
/* GPIO-2 xc5000 tuner reset i2c bus 1 */
|
|
|
|
/* GPIO-3 s5h1409 demod reset i2c bus 0 */
|
|
|
|
|
2008-08-05 08:39:53 +08:00
|
|
|
/* Put the parts into reset and back */
|
|
|
|
cx_set(GP0_IO, 0x000f0000);
|
|
|
|
mdelay(20);
|
|
|
|
cx_clear(GP0_IO, 0x0000000f);
|
|
|
|
mdelay(20);
|
|
|
|
cx_set(GP0_IO, 0x000f000f);
|
|
|
|
break;
|
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
|
2014-06-12 18:12:24 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
|
2008-08-05 08:39:53 +08:00
|
|
|
/* GPIO-0 portb xc3028 reset */
|
|
|
|
/* GPIO-1 portb zl10353 reset */
|
|
|
|
/* GPIO-2 portc xc3028 reset */
|
|
|
|
/* GPIO-3 portc zl10353 reset */
|
|
|
|
|
2008-07-01 08:23:50 +08:00
|
|
|
/* Put the parts into reset and back */
|
|
|
|
cx_set(GP0_IO, 0x000f0000);
|
|
|
|
mdelay(20);
|
|
|
|
cx_clear(GP0_IO, 0x0000000f);
|
|
|
|
mdelay(20);
|
|
|
|
cx_set(GP0_IO, 0x000f000f);
|
|
|
|
break;
|
2008-08-13 00:30:03 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
|
2013-09-13 22:28:12 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
|
2011-07-11 21:58:35 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
|
2008-11-24 01:11:16 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
|
2009-09-19 05:55:47 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
|
2010-01-22 15:55:28 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXTV1200:
|
2008-08-13 00:30:03 +08:00
|
|
|
/* GPIO-2 xc3028 tuner reset */
|
|
|
|
|
|
|
|
/* The following GPIO's are on the internal AVCore (cx25840) */
|
|
|
|
/* GPIO-? zl10353 demod reset */
|
|
|
|
|
|
|
|
/* Put the parts into reset and back */
|
|
|
|
cx_set(GP0_IO, 0x00040000);
|
|
|
|
mdelay(20);
|
|
|
|
cx_clear(GP0_IO, 0x00000004);
|
|
|
|
mdelay(20);
|
|
|
|
cx_set(GP0_IO, 0x00040004);
|
|
|
|
break;
|
2009-01-17 23:11:20 +08:00
|
|
|
case CX23885_BOARD_TBS_6920:
|
2013-10-02 09:11:35 +08:00
|
|
|
case CX23885_BOARD_TBS_6980:
|
|
|
|
case CX23885_BOARD_TBS_6981:
|
2012-09-12 18:59:18 +08:00
|
|
|
case CX23885_BOARD_PROF_8000:
|
2009-01-17 23:11:20 +08:00
|
|
|
cx_write(MC417_CTL, 0x00000036);
|
|
|
|
cx_write(MC417_OEN, 0x00001000);
|
2009-11-25 07:16:04 +08:00
|
|
|
cx_set(MC417_RWD, 0x00000002);
|
|
|
|
mdelay(200);
|
|
|
|
cx_clear(MC417_RWD, 0x00000800);
|
|
|
|
mdelay(200);
|
|
|
|
cx_set(MC417_RWD, 0x00000800);
|
|
|
|
mdelay(200);
|
2009-01-17 23:11:20 +08:00
|
|
|
break;
|
2009-03-03 23:06:09 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
|
|
|
|
/* GPIO-0 INTA from CiMax1
|
|
|
|
GPIO-1 INTB from CiMax2
|
|
|
|
GPIO-2 reset chips
|
|
|
|
GPIO-3 to GPIO-10 data/addr for CA
|
|
|
|
GPIO-11 ~CS0 to CiMax1
|
|
|
|
GPIO-12 ~CS1 to CiMax2
|
|
|
|
GPIO-13 ADL0 load LSB addr
|
|
|
|
GPIO-14 ADL1 load MSB addr
|
|
|
|
GPIO-15 ~RDY from CiMax
|
|
|
|
GPIO-17 ~RD to CiMax
|
|
|
|
GPIO-18 ~WR to CiMax
|
|
|
|
*/
|
|
|
|
cx_set(GP0_IO, 0x00040000); /* GPIO as out */
|
|
|
|
/* GPIO1 and GPIO2 as INTA and INTB from CiMaxes, reset low */
|
|
|
|
cx_clear(GP0_IO, 0x00030004);
|
|
|
|
mdelay(100);/* reset delay */
|
|
|
|
cx_set(GP0_IO, 0x00040004); /* GPIO as out, reset high */
|
|
|
|
cx_write(MC417_CTL, 0x00000037);/* enable GPIO3-18 pins */
|
|
|
|
/* GPIO-15 IN as ~ACK, rest as OUT */
|
|
|
|
cx_write(MC417_OEN, 0x00001000);
|
|
|
|
/* ~RD, ~WR high; ADL0, ADL1 low; ~CS0, ~CS1 high */
|
|
|
|
cx_write(MC417_RWD, 0x0000c300);
|
|
|
|
/* enable irq */
|
|
|
|
cx_write(GPIO_ISM, 0x00000000);/* INTERRUPTS active low*/
|
|
|
|
break;
|
2009-05-02 22:39:46 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1270:
|
2009-05-09 09:39:24 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1275:
|
2009-05-09 03:05:29 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255:
|
2012-07-02 03:15:14 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
|
2009-05-13 04:32:17 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1210:
|
2009-05-09 09:39:24 +08:00
|
|
|
/* GPIO-5 RF Control: 0 = RF1 Terrestrial, 1 = RF2 Cable */
|
2009-05-13 04:32:17 +08:00
|
|
|
/* GPIO-6 I2C Gate which can isolate the demod from the bus */
|
|
|
|
/* GPIO-9 Demod reset */
|
2009-05-02 22:39:46 +08:00
|
|
|
|
|
|
|
/* Put the parts into reset and back */
|
2009-05-09 09:39:24 +08:00
|
|
|
cx23885_gpio_enable(dev, GPIO_9 | GPIO_6 | GPIO_5, 1);
|
|
|
|
cx23885_gpio_set(dev, GPIO_9 | GPIO_6 | GPIO_5);
|
2009-05-02 22:39:46 +08:00
|
|
|
cx23885_gpio_clear(dev, GPIO_9);
|
|
|
|
mdelay(20);
|
|
|
|
cx23885_gpio_set(dev, GPIO_9);
|
|
|
|
break;
|
2009-05-18 16:25:49 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8506:
|
2009-06-17 12:38:12 +08:00
|
|
|
case CX23885_BOARD_MAGICPRO_PROHDTVE2:
|
2011-11-10 02:13:00 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8507:
|
2009-10-21 23:29:11 +08:00
|
|
|
/* GPIO-0 (0)Analog / (1)Digital TV */
|
2009-05-18 16:25:49 +08:00
|
|
|
/* GPIO-1 reset XC5000 */
|
2013-08-09 19:53:27 +08:00
|
|
|
/* GPIO-2 demod reset */
|
2009-10-21 23:29:11 +08:00
|
|
|
cx23885_gpio_enable(dev, GPIO_0 | GPIO_1 | GPIO_2, 1);
|
|
|
|
cx23885_gpio_clear(dev, GPIO_1 | GPIO_2);
|
2009-05-18 16:25:49 +08:00
|
|
|
mdelay(100);
|
2009-10-21 23:29:11 +08:00
|
|
|
cx23885_gpio_set(dev, GPIO_0 | GPIO_1 | GPIO_2);
|
2009-05-18 16:25:49 +08:00
|
|
|
mdelay(100);
|
|
|
|
break;
|
2009-10-26 19:54:04 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8558PRO:
|
|
|
|
/* GPIO-0 reset first ATBM8830 */
|
|
|
|
/* GPIO-1 reset second ATBM8830 */
|
|
|
|
cx23885_gpio_enable(dev, GPIO_0 | GPIO_1, 1);
|
|
|
|
cx23885_gpio_clear(dev, GPIO_0 | GPIO_1);
|
|
|
|
mdelay(100);
|
|
|
|
cx23885_gpio_set(dev, GPIO_0 | GPIO_1);
|
|
|
|
mdelay(100);
|
|
|
|
break;
|
2009-07-21 02:37:25 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1850:
|
2009-11-11 12:52:45 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1290:
|
2009-07-21 02:37:25 +08:00
|
|
|
/* GPIO-0 656_CLK */
|
|
|
|
/* GPIO-1 656_D0 */
|
|
|
|
/* GPIO-2 Wake# */
|
|
|
|
/* GPIO-3-10 cx23417 data0-7 */
|
|
|
|
/* GPIO-11-14 cx23417 addr0-3 */
|
|
|
|
/* GPIO-15-18 cx23417 READY, CS, RD, WR */
|
|
|
|
/* GPIO-19 IR_RX */
|
|
|
|
/* GPIO-20 C_IR_TX */
|
|
|
|
/* GPIO-21 I2S DAT */
|
|
|
|
/* GPIO-22 I2S WCLK */
|
|
|
|
/* GPIO-23 I2S BCLK */
|
|
|
|
/* ALT GPIO: EXP GPIO LATCH */
|
|
|
|
|
|
|
|
/* CX23417 GPIO's */
|
|
|
|
/* GPIO-14 S5H1411/CX24228 Reset */
|
|
|
|
/* GPIO-13 EEPROM write protect */
|
|
|
|
mc417_gpio_enable(dev, GPIO_14 | GPIO_13, 1);
|
|
|
|
|
|
|
|
/* Put the demod into reset and protect the eeprom */
|
|
|
|
mc417_gpio_clear(dev, GPIO_14 | GPIO_13);
|
|
|
|
mdelay(100);
|
|
|
|
|
|
|
|
/* Bring the demod out of reset */
|
|
|
|
mc417_gpio_set(dev, GPIO_14);
|
|
|
|
mdelay(100);
|
|
|
|
|
|
|
|
/* CX24228 GPIO */
|
|
|
|
/* Connected to IF / Mux */
|
|
|
|
break;
|
2010-12-07 04:09:53 +08:00
|
|
|
case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
|
|
|
|
cx_set(GP0_IO, 0x00010001); /* Bring the part out of reset */
|
|
|
|
break;
|
2011-01-26 04:04:00 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
|
|
|
|
/* GPIO-0 ~INT in
|
|
|
|
GPIO-1 TMS out
|
|
|
|
GPIO-2 ~reset chips out
|
|
|
|
GPIO-3 to GPIO-10 data/addr for CA in/out
|
|
|
|
GPIO-11 ~CS out
|
|
|
|
GPIO-12 ADDR out
|
|
|
|
GPIO-13 ~WR out
|
|
|
|
GPIO-14 ~RD out
|
|
|
|
GPIO-15 ~RDY in
|
|
|
|
GPIO-16 TCK out
|
|
|
|
GPIO-17 TDO in
|
|
|
|
GPIO-18 TDI out
|
|
|
|
*/
|
|
|
|
cx_set(GP0_IO, 0x00060000); /* GPIO-1,2 as out */
|
|
|
|
/* GPIO-0 as INT, reset & TMS low */
|
|
|
|
cx_clear(GP0_IO, 0x00010006);
|
|
|
|
mdelay(100);/* reset delay */
|
|
|
|
cx_set(GP0_IO, 0x00000004); /* reset high */
|
|
|
|
cx_write(MC417_CTL, 0x00000037);/* enable GPIO-3..18 pins */
|
|
|
|
/* GPIO-17 is TDO in, GPIO-15 is ~RDY in, rest is out */
|
|
|
|
cx_write(MC417_OEN, 0x00005000);
|
|
|
|
/* ~RD, ~WR high; ADDR low; ~CS high */
|
|
|
|
cx_write(MC417_RWD, 0x00000d00);
|
|
|
|
/* enable irq */
|
|
|
|
cx_write(GPIO_ISM, 0x00000000);/* INTERRUPTS active low*/
|
|
|
|
break;
|
2012-12-16 10:34:09 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR4400:
|
2014-12-23 06:51:39 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_STARBURST:
|
2012-12-16 10:34:09 +08:00
|
|
|
/* GPIO-8 tda10071 demod reset */
|
2014-12-23 06:51:39 +08:00
|
|
|
/* GPIO-9 si2165 demod reset (only HVR4400/HVR5500)*/
|
2012-12-16 10:34:09 +08:00
|
|
|
|
|
|
|
/* Put the parts into reset and back */
|
2014-07-23 04:12:13 +08:00
|
|
|
cx23885_gpio_enable(dev, GPIO_8 | GPIO_9, 1);
|
|
|
|
|
|
|
|
cx23885_gpio_clear(dev, GPIO_8 | GPIO_9);
|
2012-12-16 10:34:09 +08:00
|
|
|
mdelay(100);
|
2014-07-23 04:12:13 +08:00
|
|
|
cx23885_gpio_set(dev, GPIO_8 | GPIO_9);
|
2012-12-16 10:34:09 +08:00
|
|
|
mdelay(100);
|
2014-07-23 04:12:13 +08:00
|
|
|
|
2012-12-16 10:34:09 +08:00
|
|
|
break;
|
2012-12-09 05:20:59 +08:00
|
|
|
case CX23885_BOARD_AVERMEDIA_HC81R:
|
|
|
|
cx_clear(MC417_CTL, 1);
|
|
|
|
/* GPIO-0,1,2 setup direction as output */
|
|
|
|
cx_set(GP0_IO, 0x00070000);
|
|
|
|
mdelay(10);
|
|
|
|
/* AF9013 demod reset */
|
|
|
|
cx_set(GP0_IO, 0x00010001);
|
|
|
|
mdelay(10);
|
|
|
|
cx_clear(GP0_IO, 0x00010001);
|
|
|
|
mdelay(10);
|
|
|
|
cx_set(GP0_IO, 0x00010001);
|
|
|
|
mdelay(10);
|
|
|
|
/* demod tune? */
|
|
|
|
cx_clear(GP0_IO, 0x00030003);
|
|
|
|
mdelay(10);
|
|
|
|
cx_set(GP0_IO, 0x00020002);
|
|
|
|
mdelay(10);
|
|
|
|
cx_set(GP0_IO, 0x00010001);
|
|
|
|
mdelay(10);
|
|
|
|
cx_clear(GP0_IO, 0x00020002);
|
|
|
|
/* XC3028L tuner reset */
|
|
|
|
cx_set(GP0_IO, 0x00040004);
|
|
|
|
cx_clear(GP0_IO, 0x00040004);
|
|
|
|
cx_set(GP0_IO, 0x00040004);
|
|
|
|
mdelay(60);
|
|
|
|
break;
|
2014-08-12 03:58:15 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T9580:
|
2014-11-05 22:58:38 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S952:
|
2014-11-12 12:23:12 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T982:
|
2014-08-12 03:58:15 +08:00
|
|
|
/* enable GPIO3-18 pins */
|
|
|
|
cx_write(MC417_CTL, 0x00000037);
|
|
|
|
cx23885_gpio_enable(dev, GPIO_2 | GPIO_11, 1);
|
|
|
|
cx23885_gpio_clear(dev, GPIO_2 | GPIO_11);
|
|
|
|
mdelay(100);
|
|
|
|
cx23885_gpio_set(dev, GPIO_2 | GPIO_11);
|
|
|
|
break;
|
2014-09-29 15:44:16 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T980C:
|
2014-10-23 18:01:44 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950C:
|
2014-10-31 04:48:27 +08:00
|
|
|
case CX23885_BOARD_TT_CT2_4500_CI:
|
2014-09-29 15:44:16 +08:00
|
|
|
/*
|
|
|
|
* GPIO-0 INTA from CiMax, input
|
|
|
|
* GPIO-1 reset CiMax, output, high active
|
|
|
|
* GPIO-2 reset demod, output, low active
|
|
|
|
* GPIO-3 to GPIO-10 data/addr for CAM
|
|
|
|
* GPIO-11 ~CS0 to CiMax1
|
|
|
|
* GPIO-12 ~CS1 to CiMax2
|
|
|
|
* GPIO-13 ADL0 load LSB addr
|
|
|
|
* GPIO-14 ADL1 load MSB addr
|
|
|
|
* GPIO-15 ~RDY from CiMax
|
|
|
|
* GPIO-17 ~RD to CiMax
|
|
|
|
* GPIO-18 ~WR to CiMax
|
|
|
|
*/
|
|
|
|
|
|
|
|
cx_set(GP0_IO, 0x00060002); /* GPIO 1/2 as output */
|
|
|
|
cx_clear(GP0_IO, 0x00010004); /* GPIO 0 as input */
|
|
|
|
mdelay(100); /* reset delay */
|
|
|
|
cx_set(GP0_IO, 0x00060004); /* GPIO as out, reset high */
|
|
|
|
cx_clear(GP0_IO, 0x00010002);
|
|
|
|
cx_write(MC417_CTL, 0x00000037); /* enable GPIO3-18 pins */
|
|
|
|
|
|
|
|
/* GPIO-15 IN as ~ACK, rest as OUT */
|
|
|
|
cx_write(MC417_OEN, 0x00001000);
|
|
|
|
|
|
|
|
/* ~RD, ~WR high; ADL0, ADL1 low; ~CS0, ~CS1 high */
|
|
|
|
cx_write(MC417_RWD, 0x0000c300);
|
|
|
|
|
|
|
|
/* enable irq */
|
|
|
|
cx_write(GPIO_ISM, 0x00000000); /* INTERRUPTS active low */
|
2014-11-05 22:58:07 +08:00
|
|
|
break;
|
|
|
|
case CX23885_BOARD_DVBSKY_S950:
|
|
|
|
cx23885_gpio_enable(dev, GPIO_2, 1);
|
|
|
|
cx23885_gpio_clear(dev, GPIO_2);
|
|
|
|
msleep(100);
|
|
|
|
cx23885_gpio_set(dev, GPIO_2);
|
|
|
|
break;
|
2014-12-12 03:12:46 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR5525:
|
|
|
|
/*
|
|
|
|
* GPIO-00 IR_WIDE
|
|
|
|
* GPIO-02 wake#
|
|
|
|
* GPIO-03 VAUX Pres.
|
|
|
|
* GPIO-07 PROG#
|
|
|
|
* GPIO-08 SAT_RESN
|
|
|
|
* GPIO-09 TER_RESN
|
|
|
|
* GPIO-10 B2_SENSE
|
|
|
|
* GPIO-11 B1_SENSE
|
|
|
|
* GPIO-15 IR_LED_STATUS
|
|
|
|
* GPIO-19 IR_NARROW
|
|
|
|
* GPIO-20 Blauster1
|
|
|
|
* ALTGPIO VAUX_SWITCH
|
|
|
|
* AUX_PLL_CLK : Blaster2
|
|
|
|
*/
|
|
|
|
/* Put the parts into reset and back */
|
|
|
|
cx23885_gpio_enable(dev, GPIO_8 | GPIO_9, 1);
|
|
|
|
cx23885_gpio_clear(dev, GPIO_8 | GPIO_9);
|
|
|
|
msleep(100);
|
|
|
|
cx23885_gpio_set(dev, GPIO_8 | GPIO_9);
|
|
|
|
msleep(100);
|
|
|
|
break;
|
2007-09-09 08:31:56 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
int cx23885_ir_init(struct cx23885_dev *dev)
|
|
|
|
{
|
2010-07-19 11:41:41 +08:00
|
|
|
static struct v4l2_subdev_io_pin_config ir_rxtx_pin_cfg[] = {
|
2010-07-19 07:26:37 +08:00
|
|
|
{
|
|
|
|
.flags = V4L2_SUBDEV_IO_PIN_INPUT,
|
|
|
|
.pin = CX23885_PIN_IR_RX_GPIO19,
|
|
|
|
.function = CX23885_PAD_IR_RX,
|
|
|
|
.value = 0,
|
|
|
|
.strength = CX25840_PIN_DRIVE_MEDIUM,
|
|
|
|
}, {
|
|
|
|
.flags = V4L2_SUBDEV_IO_PIN_OUTPUT,
|
|
|
|
.pin = CX23885_PIN_IR_TX_GPIO20,
|
|
|
|
.function = CX23885_PAD_IR_TX,
|
|
|
|
.value = 0,
|
|
|
|
.strength = CX25840_PIN_DRIVE_MEDIUM,
|
|
|
|
}
|
|
|
|
};
|
2010-07-19 11:41:41 +08:00
|
|
|
const size_t ir_rxtx_pin_cfg_count = ARRAY_SIZE(ir_rxtx_pin_cfg);
|
|
|
|
|
|
|
|
static struct v4l2_subdev_io_pin_config ir_rx_pin_cfg[] = {
|
|
|
|
{
|
|
|
|
.flags = V4L2_SUBDEV_IO_PIN_INPUT,
|
|
|
|
.pin = CX23885_PIN_IR_RX_GPIO19,
|
|
|
|
.function = CX23885_PAD_IR_RX,
|
|
|
|
.value = 0,
|
|
|
|
.strength = CX25840_PIN_DRIVE_MEDIUM,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
const size_t ir_rx_pin_cfg_count = ARRAY_SIZE(ir_rx_pin_cfg);
|
2010-07-19 07:26:37 +08:00
|
|
|
|
|
|
|
struct v4l2_subdev_ir_parameters params;
|
2009-09-27 10:17:30 +08:00
|
|
|
int ret = 0;
|
2007-09-09 08:31:56 +08:00
|
|
|
switch (dev->board) {
|
2007-12-18 12:09:11 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500:
|
2007-12-18 12:57:06 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
|
2007-09-09 08:31:56 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800:
|
2008-04-19 12:14:19 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1200:
|
2008-04-23 02:38:26 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1400:
|
2009-05-09 09:39:24 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1275:
|
2009-05-09 03:05:29 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255:
|
2012-07-02 03:15:14 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
|
2009-05-13 04:32:17 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1210:
|
2007-09-09 08:31:56 +08:00
|
|
|
/* FIXME: Implement me */
|
|
|
|
break;
|
2011-06-09 08:24:25 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1270:
|
|
|
|
ret = cx23888_ir_probe(dev);
|
|
|
|
if (ret)
|
|
|
|
break;
|
|
|
|
dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_888_IR);
|
|
|
|
v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
|
|
|
|
ir_rx_pin_cfg_count, ir_rx_pin_cfg);
|
|
|
|
break;
|
2009-09-27 10:17:30 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1850:
|
2009-11-12 02:46:09 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1290:
|
2009-09-27 10:17:30 +08:00
|
|
|
ret = cx23888_ir_probe(dev);
|
|
|
|
if (ret)
|
|
|
|
break;
|
|
|
|
dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_888_IR);
|
2010-07-19 07:26:37 +08:00
|
|
|
v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
|
2010-07-19 11:41:41 +08:00
|
|
|
ir_rxtx_pin_cfg_count, ir_rxtx_pin_cfg);
|
2010-07-19 07:26:37 +08:00
|
|
|
/*
|
|
|
|
* For these boards we need to invert the Tx output via the
|
|
|
|
* IR controller to have the LED off while idle
|
|
|
|
*/
|
|
|
|
v4l2_subdev_call(dev->sd_ir, ir, tx_g_parameters, ¶ms);
|
|
|
|
params.enable = false;
|
|
|
|
params.shutdown = false;
|
|
|
|
params.invert_level = true;
|
|
|
|
v4l2_subdev_call(dev->sd_ir, ir, tx_s_parameters, ¶ms);
|
|
|
|
params.shutdown = true;
|
|
|
|
v4l2_subdev_call(dev->sd_ir, ir, tx_s_parameters, ¶ms);
|
2009-09-27 10:17:30 +08:00
|
|
|
break;
|
2012-07-28 20:01:38 +08:00
|
|
|
case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
|
2010-07-19 11:41:41 +08:00
|
|
|
case CX23885_BOARD_TEVII_S470:
|
2012-11-09 02:50:25 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8507:
|
2013-10-02 09:11:35 +08:00
|
|
|
case CX23885_BOARD_TBS_6980:
|
|
|
|
case CX23885_BOARD_TBS_6981:
|
2014-09-29 22:17:36 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T9580:
|
2014-10-23 18:02:16 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T980C:
|
|
|
|
case CX23885_BOARD_DVBSKY_S950C:
|
2014-10-31 04:48:27 +08:00
|
|
|
case CX23885_BOARD_TT_CT2_4500_CI:
|
2014-11-05 22:58:07 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950:
|
2014-11-05 22:58:38 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S952:
|
2014-11-12 12:23:12 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T982:
|
2010-07-20 08:22:05 +08:00
|
|
|
if (!enable_885_ir)
|
|
|
|
break;
|
2010-07-19 11:41:41 +08:00
|
|
|
dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_AV_CORE);
|
|
|
|
if (dev->sd_ir == NULL) {
|
|
|
|
ret = -ENODEV;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
|
|
|
|
ir_rx_pin_cfg_count, ir_rx_pin_cfg);
|
|
|
|
break;
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1250:
|
2010-07-20 08:22:05 +08:00
|
|
|
if (!enable_885_ir)
|
|
|
|
break;
|
2010-07-19 11:41:41 +08:00
|
|
|
dev->sd_ir = cx23885_find_hw(dev, CX23885_HW_AV_CORE);
|
|
|
|
if (dev->sd_ir == NULL) {
|
|
|
|
ret = -ENODEV;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
v4l2_subdev_call(dev->sd_cx25840, core, s_io_pin_config,
|
|
|
|
ir_rxtx_pin_cfg_count, ir_rxtx_pin_cfg);
|
|
|
|
break;
|
2008-08-05 08:41:06 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
|
2014-06-12 18:12:24 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
|
2008-08-05 08:41:06 +08:00
|
|
|
request_module("ir-kbd-i2c");
|
|
|
|
break;
|
2007-09-09 08:31:56 +08:00
|
|
|
}
|
|
|
|
|
2009-09-27 10:17:30 +08:00
|
|
|
return ret;
|
2007-09-09 08:31:56 +08:00
|
|
|
}
|
|
|
|
|
2009-09-28 06:51:50 +08:00
|
|
|
void cx23885_ir_fini(struct cx23885_dev *dev)
|
|
|
|
{
|
|
|
|
switch (dev->board) {
|
2011-06-09 08:24:25 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1270:
|
2009-09-28 06:51:50 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1850:
|
2009-11-12 02:46:09 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1290:
|
2010-07-19 12:19:43 +08:00
|
|
|
cx23885_irq_remove(dev, PCI_MSK_IR);
|
2009-09-28 06:51:50 +08:00
|
|
|
cx23888_ir_remove(dev);
|
|
|
|
dev->sd_ir = NULL;
|
|
|
|
break;
|
2012-07-28 20:01:38 +08:00
|
|
|
case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
|
2010-07-19 11:41:41 +08:00
|
|
|
case CX23885_BOARD_TEVII_S470:
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1250:
|
2012-11-09 02:50:25 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8507:
|
2013-10-02 09:11:35 +08:00
|
|
|
case CX23885_BOARD_TBS_6980:
|
|
|
|
case CX23885_BOARD_TBS_6981:
|
2014-09-29 22:17:36 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T9580:
|
2014-10-23 18:02:16 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T980C:
|
|
|
|
case CX23885_BOARD_DVBSKY_S950C:
|
2014-10-31 04:48:27 +08:00
|
|
|
case CX23885_BOARD_TT_CT2_4500_CI:
|
2014-11-05 22:58:07 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950:
|
2014-11-05 22:58:38 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S952:
|
2014-11-12 12:23:12 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T982:
|
2010-07-19 12:19:43 +08:00
|
|
|
cx23885_irq_remove(dev, PCI_MSK_AV_CORE);
|
2010-07-19 11:41:41 +08:00
|
|
|
/* sd_ir is a duplicate pointer to the AV Core, just clear it */
|
|
|
|
dev->sd_ir = NULL;
|
|
|
|
break;
|
2009-09-28 06:51:50 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-10-27 22:29:23 +08:00
|
|
|
static int netup_jtag_io(void *device, int tms, int tdi, int read_tdo)
|
2011-01-26 04:04:00 +08:00
|
|
|
{
|
|
|
|
int data;
|
|
|
|
int tdo = 0;
|
|
|
|
struct cx23885_dev *dev = (struct cx23885_dev *)device;
|
|
|
|
/*TMS*/
|
|
|
|
data = ((cx_read(GP0_IO)) & (~0x00000002));
|
|
|
|
data |= (tms ? 0x00020002 : 0x00020000);
|
|
|
|
cx_write(GP0_IO, data);
|
|
|
|
|
|
|
|
/*TDI*/
|
|
|
|
data = ((cx_read(MC417_RWD)) & (~0x0000a000));
|
|
|
|
data |= (tdi ? 0x00008000 : 0);
|
|
|
|
cx_write(MC417_RWD, data);
|
|
|
|
if (read_tdo)
|
|
|
|
tdo = (data & 0x00004000) ? 1 : 0; /*TDO*/
|
|
|
|
|
|
|
|
cx_write(MC417_RWD, data | 0x00002000);
|
|
|
|
udelay(1);
|
|
|
|
/*TCK*/
|
|
|
|
cx_write(MC417_RWD, data);
|
|
|
|
|
|
|
|
return tdo;
|
|
|
|
}
|
|
|
|
|
2009-09-28 06:51:50 +08:00
|
|
|
void cx23885_ir_pci_int_enable(struct cx23885_dev *dev)
|
|
|
|
{
|
|
|
|
switch (dev->board) {
|
2011-06-09 08:24:25 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1270:
|
2009-09-28 06:51:50 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1850:
|
2009-11-12 02:46:09 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1290:
|
2010-07-19 12:19:43 +08:00
|
|
|
if (dev->sd_ir)
|
|
|
|
cx23885_irq_add_enable(dev, PCI_MSK_IR);
|
2009-09-28 06:51:50 +08:00
|
|
|
break;
|
2012-07-28 20:01:38 +08:00
|
|
|
case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
|
2010-07-19 11:41:41 +08:00
|
|
|
case CX23885_BOARD_TEVII_S470:
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1250:
|
2012-11-09 02:50:25 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8507:
|
2013-10-02 09:11:35 +08:00
|
|
|
case CX23885_BOARD_TBS_6980:
|
|
|
|
case CX23885_BOARD_TBS_6981:
|
2014-09-29 22:17:36 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T9580:
|
2014-10-23 18:02:16 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T980C:
|
|
|
|
case CX23885_BOARD_DVBSKY_S950C:
|
2014-10-31 04:48:27 +08:00
|
|
|
case CX23885_BOARD_TT_CT2_4500_CI:
|
2014-11-05 22:58:07 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950:
|
2014-11-05 22:58:38 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S952:
|
2014-11-12 12:23:12 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T982:
|
2010-07-19 12:19:43 +08:00
|
|
|
if (dev->sd_ir)
|
|
|
|
cx23885_irq_add_enable(dev, PCI_MSK_AV_CORE);
|
2010-07-19 11:41:41 +08:00
|
|
|
break;
|
2009-09-28 06:51:50 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-03-12 07:44:05 +08:00
|
|
|
void cx23885_card_setup(struct cx23885_dev *dev)
|
|
|
|
{
|
2007-09-09 08:31:56 +08:00
|
|
|
struct cx23885_tsport *ts1 = &dev->ts1;
|
|
|
|
struct cx23885_tsport *ts2 = &dev->ts2;
|
|
|
|
|
2007-03-12 07:44:05 +08:00
|
|
|
static u8 eeprom[256];
|
|
|
|
|
|
|
|
if (dev->i2c_bus[0].i2c_rc == 0) {
|
|
|
|
dev->i2c_bus[0].i2c_client.addr = 0xa0 >> 1;
|
2007-03-21 10:00:18 +08:00
|
|
|
tveeprom_read(&dev->i2c_bus[0].i2c_client,
|
|
|
|
eeprom, sizeof(eeprom));
|
2007-03-12 07:44:05 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
switch (dev->board) {
|
2007-08-23 08:01:20 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1250:
|
2010-07-19 04:35:00 +08:00
|
|
|
if (dev->i2c_bus[0].i2c_rc == 0) {
|
|
|
|
if (eeprom[0x80] != 0x84)
|
|
|
|
hauppauge_eeprom(dev, eeprom+0xc0);
|
|
|
|
else
|
|
|
|
hauppauge_eeprom(dev, eeprom+0x80);
|
|
|
|
}
|
|
|
|
break;
|
2007-12-18 12:09:11 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500:
|
2007-12-18 12:57:06 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
|
2008-04-23 02:38:26 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1400:
|
2008-03-30 04:36:09 +08:00
|
|
|
if (dev->i2c_bus[0].i2c_rc == 0)
|
|
|
|
hauppauge_eeprom(dev, eeprom+0x80);
|
|
|
|
break;
|
2007-03-12 07:44:05 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800:
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
|
2008-04-19 12:14:19 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1200:
|
2008-04-19 12:25:52 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1700:
|
2009-05-02 22:39:46 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1270:
|
2009-05-09 09:39:24 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1275:
|
2009-05-09 03:05:29 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255:
|
2012-07-02 03:15:14 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
|
2009-05-13 04:32:17 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1210:
|
2009-07-21 02:37:25 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1850:
|
2009-11-11 12:52:45 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1290:
|
2012-12-16 10:34:09 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR4400:
|
2014-12-23 06:51:39 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_STARBURST:
|
2014-06-27 22:15:42 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_IMPACTVCBE:
|
2014-12-12 03:12:46 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR5525:
|
2007-03-12 07:44:05 +08:00
|
|
|
if (dev->i2c_bus[0].i2c_rc == 0)
|
2008-03-30 04:36:09 +08:00
|
|
|
hauppauge_eeprom(dev, eeprom+0xc0);
|
2007-03-12 07:44:05 +08:00
|
|
|
break;
|
|
|
|
}
|
2007-09-09 08:31:56 +08:00
|
|
|
|
|
|
|
switch (dev->board) {
|
2012-12-09 05:20:59 +08:00
|
|
|
case CX23885_BOARD_AVERMEDIA_HC81R:
|
|
|
|
/* Defaults for VID B */
|
|
|
|
ts1->gen_ctrl_val = 0x4; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
/* Defaults for VID C */
|
|
|
|
/* DREQ_POL, SMODE, PUNC_CLK, MCLK_POL Serial bus + punc clk */
|
|
|
|
ts2->gen_ctrl_val = 0x10e;
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
2008-05-07 12:43:10 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_7_DUAL_EXP:
|
2008-08-05 08:39:53 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP:
|
2014-06-12 18:12:24 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_DVB_T_DUAL_EXP2:
|
2008-05-07 12:43:10 +08:00
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
/* break omitted intentionally */
|
2007-09-09 08:31:56 +08:00
|
|
|
case CX23885_BOARD_DVICO_FUSIONHDTV_5_EXP:
|
|
|
|
ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
2012-01-05 08:08:35 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1850:
|
2008-01-14 10:44:47 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800:
|
|
|
|
/* Defaults for VID B - Analog encoder */
|
|
|
|
/* DREQ_POL, SMODE, PUNC_CLK, MCLK_POL Serial bus + punc clk */
|
|
|
|
ts1->gen_ctrl_val = 0x10e;
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
|
|
|
|
/* APB_TSVALERR_POL (active low)*/
|
|
|
|
ts1->vld_misc_val = 0x2000;
|
|
|
|
ts1->hw_sop_ctrl_val = (0x47 << 16 | 188 << 4 | 0xc);
|
2012-01-05 08:08:35 +08:00
|
|
|
cx_write(0x130184, 0xc);
|
2008-01-14 10:44:47 +08:00
|
|
|
|
|
|
|
/* Defaults for VID C */
|
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
2009-01-17 23:11:20 +08:00
|
|
|
break;
|
|
|
|
case CX23885_BOARD_TBS_6920:
|
2009-11-25 07:16:04 +08:00
|
|
|
ts1->gen_ctrl_val = 0x4; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
|
|
|
case CX23885_BOARD_TEVII_S470:
|
2012-05-11 22:45:42 +08:00
|
|
|
case CX23885_BOARD_TEVII_S471:
|
2009-01-17 23:23:31 +08:00
|
|
|
case CX23885_BOARD_DVBWORLD_2005:
|
2012-09-12 18:59:18 +08:00
|
|
|
case CX23885_BOARD_PROF_8000:
|
2014-09-29 15:44:16 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T980C:
|
2014-10-23 18:01:44 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950C:
|
2014-10-31 04:48:27 +08:00
|
|
|
case CX23885_BOARD_TT_CT2_4500_CI:
|
2014-11-05 22:58:07 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950:
|
2009-01-17 23:11:20 +08:00
|
|
|
ts1->gen_ctrl_val = 0x5; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
2008-01-14 10:44:47 +08:00
|
|
|
break;
|
2009-03-03 23:06:09 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
|
2011-01-26 04:04:00 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
|
2012-01-07 20:20:48 +08:00
|
|
|
case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
|
2009-03-03 23:06:09 +08:00
|
|
|
ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
2013-10-02 09:11:35 +08:00
|
|
|
case CX23885_BOARD_TBS_6980:
|
|
|
|
case CX23885_BOARD_TBS_6981:
|
|
|
|
ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
tbs_card_init(dev);
|
|
|
|
break;
|
2009-05-18 16:25:49 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8506:
|
2009-06-17 12:38:12 +08:00
|
|
|
case CX23885_BOARD_MAGICPRO_PROHDTVE2:
|
2013-08-09 19:53:27 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8507:
|
2009-05-18 16:25:49 +08:00
|
|
|
ts1->gen_ctrl_val = 0x5; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
2009-10-26 19:54:04 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8558PRO:
|
|
|
|
ts1->gen_ctrl_val = 0x5; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
2012-12-16 10:34:09 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR4400:
|
|
|
|
ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
2014-07-23 04:12:13 +08:00
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
2012-12-16 10:34:09 +08:00
|
|
|
break;
|
2014-12-23 06:51:39 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_STARBURST:
|
|
|
|
ts1->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
2014-08-12 03:58:15 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T9580:
|
2014-11-12 12:23:12 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T982:
|
2014-08-12 03:58:15 +08:00
|
|
|
ts1->gen_ctrl_val = 0x5; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
ts2->gen_ctrl_val = 0x8; /* Serial bus */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
break;
|
2014-11-05 22:58:38 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S952:
|
|
|
|
ts1->gen_ctrl_val = 0x5; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
ts2->gen_ctrl_val = 0xe; /* Serial bus */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
2014-12-12 03:12:46 +08:00
|
|
|
break;
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR5525:
|
|
|
|
ts1->gen_ctrl_val = 0x5; /* Parallel */
|
|
|
|
ts1->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts1->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
2014-11-05 22:58:38 +08:00
|
|
|
break;
|
2007-09-09 08:31:56 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1250:
|
2007-12-18 12:09:11 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500:
|
2007-12-18 12:57:06 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500Q:
|
2007-09-09 08:31:56 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
|
2008-04-19 12:14:19 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1200:
|
2008-04-19 12:25:52 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1700:
|
2008-04-23 02:38:26 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1400:
|
2014-06-27 22:15:42 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_IMPACTVCBE:
|
2008-08-13 00:30:03 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
|
2013-09-13 22:28:12 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
|
2011-07-11 21:58:35 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
|
2008-11-24 01:11:16 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
|
2009-05-02 22:39:46 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1270:
|
2009-05-09 09:39:24 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1275:
|
2009-05-09 03:05:29 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255:
|
2012-07-02 03:15:14 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
|
2009-05-13 04:32:17 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1210:
|
2009-09-19 05:55:47 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
|
2009-11-11 12:52:45 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1290:
|
2010-12-07 04:09:53 +08:00
|
|
|
case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
|
2007-09-09 08:31:56 +08:00
|
|
|
default:
|
|
|
|
ts2->gen_ctrl_val = 0xc; /* Serial bus + punctured clock */
|
|
|
|
ts2->ts_clk_en_val = 0x1; /* Enable TS_CLK */
|
|
|
|
ts2->src_sel_val = CX23885_SRC_SEL_PARALLEL_MPEG_VIDEO;
|
|
|
|
}
|
|
|
|
|
2008-04-19 12:36:06 +08:00
|
|
|
/* Certain boards support analog, or require the avcore to be
|
|
|
|
* loaded, ensure this happens.
|
|
|
|
*/
|
|
|
|
switch (dev->board) {
|
2010-07-20 08:22:05 +08:00
|
|
|
case CX23885_BOARD_TEVII_S470:
|
|
|
|
/* Currently only enabled for the integrated IR controller */
|
|
|
|
if (!enable_885_ir)
|
|
|
|
break;
|
2012-07-02 03:15:13 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1250:
|
2008-04-19 12:36:06 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800:
|
2014-06-27 22:15:42 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_IMPACTVCBE:
|
2008-04-19 12:36:06 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1800lp:
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1700:
|
2008-08-13 00:30:03 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H:
|
2013-09-13 22:28:12 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXPVR2200:
|
2011-07-11 21:58:35 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXDVR3200_H_XC4000:
|
2008-11-24 01:11:16 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E650F:
|
2009-03-03 23:06:09 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
|
2011-01-26 04:04:00 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF:
|
2009-09-19 05:55:47 +08:00
|
|
|
case CX23885_BOARD_COMPRO_VIDEOMATE_E800:
|
2012-07-02 03:15:14 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255:
|
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1255_22111:
|
2011-06-09 08:24:25 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1270:
|
2009-09-27 11:14:33 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1850:
|
2009-10-21 22:09:28 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8506:
|
|
|
|
case CX23885_BOARD_MAGICPRO_PROHDTVE2:
|
2009-11-11 12:52:45 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1290:
|
2010-01-22 15:55:28 +08:00
|
|
|
case CX23885_BOARD_LEADTEK_WINFAST_PXTV1200:
|
2010-12-07 04:09:53 +08:00
|
|
|
case CX23885_BOARD_GOTVIEW_X5_3D_HYBRID:
|
2011-10-10 22:09:53 +08:00
|
|
|
case CX23885_BOARD_HAUPPAUGE_HVR1500:
|
2011-10-10 22:09:55 +08:00
|
|
|
case CX23885_BOARD_MPX885:
|
2011-11-10 02:13:00 +08:00
|
|
|
case CX23885_BOARD_MYGICA_X8507:
|
2012-01-07 20:20:48 +08:00
|
|
|
case CX23885_BOARD_TERRATEC_CINERGY_T_PCIE_DUAL:
|
2012-12-09 05:20:59 +08:00
|
|
|
case CX23885_BOARD_AVERMEDIA_HC81R:
|
2013-10-02 09:11:35 +08:00
|
|
|
case CX23885_BOARD_TBS_6980:
|
|
|
|
case CX23885_BOARD_TBS_6981:
|
2014-08-12 03:58:15 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T9580:
|
2014-09-29 15:44:16 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T980C:
|
2014-10-23 18:01:44 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950C:
|
2014-10-31 04:48:27 +08:00
|
|
|
case CX23885_BOARD_TT_CT2_4500_CI:
|
2014-11-05 22:58:07 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S950:
|
2014-11-05 22:58:38 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_S952:
|
2014-11-12 12:23:12 +08:00
|
|
|
case CX23885_BOARD_DVBSKY_T982:
|
2009-04-01 14:57:53 +08:00
|
|
|
dev->sd_cx25840 = v4l2_i2c_new_subdev(&dev->v4l2_dev,
|
|
|
|
&dev->i2c_bus[2].i2c_adap,
|
2010-09-24 21:16:44 +08:00
|
|
|
"cx25840", 0x88 >> 1, NULL);
|
2010-07-19 10:26:29 +08:00
|
|
|
if (dev->sd_cx25840) {
|
|
|
|
dev->sd_cx25840->grp_id = CX23885_HW_AV_CORE;
|
|
|
|
v4l2_subdev_call(dev->sd_cx25840, core, load_fw);
|
|
|
|
}
|
2008-04-19 12:36:06 +08:00
|
|
|
break;
|
|
|
|
}
|
2009-03-03 23:06:09 +08:00
|
|
|
|
|
|
|
/* AUX-PLL 27MHz CLK */
|
|
|
|
switch (dev->board) {
|
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVBS2_CI:
|
|
|
|
netup_initialize(dev);
|
|
|
|
break;
|
2011-01-26 04:04:00 +08:00
|
|
|
case CX23885_BOARD_NETUP_DUAL_DVB_T_C_CI_RF: {
|
|
|
|
int ret;
|
|
|
|
const struct firmware *fw;
|
|
|
|
const char *filename = "dvb-netup-altera-01.fw";
|
|
|
|
char *action = "configure";
|
2011-07-14 16:20:29 +08:00
|
|
|
static struct netup_card_info cinfo;
|
2011-01-26 04:04:00 +08:00
|
|
|
struct altera_config netup_config = {
|
|
|
|
.dev = dev,
|
|
|
|
.action = action,
|
|
|
|
.jtag_io = netup_jtag_io,
|
|
|
|
};
|
|
|
|
|
|
|
|
netup_initialize(dev);
|
|
|
|
|
2011-07-14 16:20:29 +08:00
|
|
|
netup_get_card_info(&dev->i2c_bus[0].i2c_adap, &cinfo);
|
2011-07-18 15:14:28 +08:00
|
|
|
if (netup_card_rev)
|
|
|
|
cinfo.rev = netup_card_rev;
|
|
|
|
|
2011-07-14 16:20:29 +08:00
|
|
|
switch (cinfo.rev) {
|
|
|
|
case 0x4:
|
|
|
|
filename = "dvb-netup-altera-04.fw";
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
filename = "dvb-netup-altera-01.fw";
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
printk(KERN_INFO "NetUP card rev=0x%x fw_filename=%s\n",
|
|
|
|
cinfo.rev, filename);
|
|
|
|
|
2011-01-26 04:04:00 +08:00
|
|
|
ret = request_firmware(&fw, filename, &dev->pci->dev);
|
|
|
|
if (ret != 0)
|
|
|
|
printk(KERN_ERR "did not find the firmware file. (%s) "
|
|
|
|
"Please see linux/Documentation/dvb/ for more details "
|
|
|
|
"on firmware-problems.", filename);
|
|
|
|
else
|
|
|
|
altera_init(&netup_config, fw);
|
|
|
|
|
2011-04-08 03:23:48 +08:00
|
|
|
release_firmware(fw);
|
2011-01-26 04:04:00 +08:00
|
|
|
break;
|
|
|
|
}
|
2009-03-03 23:06:09 +08:00
|
|
|
}
|
2007-03-12 07:44:05 +08:00
|
|
|
}
|