2005-04-17 06:20:36 +08:00
|
|
|
/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
|
|
|
|
*/
|
2006-01-02 17:14:23 +08:00
|
|
|
/*
|
2005-06-23 20:46:46 +08:00
|
|
|
*
|
2005-04-17 06:20:36 +08:00
|
|
|
* Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
|
|
|
|
* All Rights Reserved.
|
2005-06-23 20:46:46 +08:00
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the
|
|
|
|
* "Software"), to deal in the Software without restriction, including
|
|
|
|
* without limitation the rights to use, copy, modify, merge, publish,
|
|
|
|
* distribute, sub license, and/or sell copies of the Software, and to
|
|
|
|
* permit persons to whom the Software is furnished to do so, subject to
|
|
|
|
* the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the
|
|
|
|
* next paragraph) shall be included in all copies or substantial portions
|
|
|
|
* of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
|
|
|
|
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
|
|
|
|
* IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
|
|
|
|
* ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
|
|
|
|
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
|
|
|
|
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
2006-01-02 17:14:23 +08:00
|
|
|
*/
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
#ifndef _I915_DRV_H_
|
|
|
|
#define _I915_DRV_H_
|
|
|
|
|
2008-07-30 02:54:06 +08:00
|
|
|
#include "i915_reg.h"
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
#include "intel_bios.h"
|
2010-05-21 09:08:55 +08:00
|
|
|
#include "intel_ringbuffer.h"
|
2008-10-31 10:38:48 +08:00
|
|
|
#include <linux/io-mapping.h>
|
2010-07-21 06:44:45 +08:00
|
|
|
#include <linux/i2c.h>
|
2012-02-28 07:43:09 +08:00
|
|
|
#include <linux/i2c-algo-bit.h>
|
2010-08-25 04:18:41 +08:00
|
|
|
#include <drm/intel-gtt.h>
|
2011-08-12 18:11:33 +08:00
|
|
|
#include <linux/backlight.h>
|
2012-04-06 05:47:36 +08:00
|
|
|
#include <linux/intel-iommu.h>
|
2012-04-27 21:17:39 +08:00
|
|
|
#include <linux/kref.h>
|
2008-07-30 02:54:06 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/* General customization:
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define DRIVER_AUTHOR "Tungsten Graphics, Inc."
|
|
|
|
|
|
|
|
#define DRIVER_NAME "i915"
|
|
|
|
#define DRIVER_DESC "Intel Graphics"
|
2008-07-31 03:06:12 +08:00
|
|
|
#define DRIVER_DATE "20080730"
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2008-08-26 06:11:06 +08:00
|
|
|
enum pipe {
|
|
|
|
PIPE_A = 0,
|
|
|
|
PIPE_B,
|
2011-02-08 04:26:52 +08:00
|
|
|
PIPE_C,
|
|
|
|
I915_MAX_PIPES
|
2008-08-26 06:11:06 +08:00
|
|
|
};
|
2011-02-08 04:26:52 +08:00
|
|
|
#define pipe_name(p) ((p) + 'A')
|
2008-08-26 06:11:06 +08:00
|
|
|
|
2009-09-11 06:28:06 +08:00
|
|
|
enum plane {
|
|
|
|
PLANE_A = 0,
|
|
|
|
PLANE_B,
|
2011-02-08 04:26:52 +08:00
|
|
|
PLANE_C,
|
2009-09-11 06:28:06 +08:00
|
|
|
};
|
2011-02-08 04:26:52 +08:00
|
|
|
#define plane_name(p) ((p) + 'A')
|
2008-11-19 01:30:25 +08:00
|
|
|
|
2012-03-29 23:32:22 +08:00
|
|
|
enum port {
|
|
|
|
PORT_A = 0,
|
|
|
|
PORT_B,
|
|
|
|
PORT_C,
|
|
|
|
PORT_D,
|
|
|
|
PORT_E,
|
|
|
|
I915_MAX_PORTS
|
|
|
|
};
|
|
|
|
#define port_name(p) ((p) + 'A')
|
|
|
|
|
2010-05-22 04:26:39 +08:00
|
|
|
#define I915_GEM_GPU_DOMAINS (~(I915_GEM_DOMAIN_CPU | I915_GEM_DOMAIN_GTT))
|
|
|
|
|
2011-02-08 04:26:52 +08:00
|
|
|
#define for_each_pipe(p) for ((p) = 0; (p) < dev_priv->num_pipe; (p)++)
|
|
|
|
|
2012-07-05 15:50:24 +08:00
|
|
|
#define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
|
|
|
|
list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \
|
|
|
|
if ((intel_encoder)->base.crtc == (__crtc))
|
|
|
|
|
2012-04-21 00:11:53 +08:00
|
|
|
struct intel_pch_pll {
|
|
|
|
int refcount; /* count of number of CRTCs sharing this PLL */
|
|
|
|
int active; /* count of number of active CRTCs (i.e. DPMS on) */
|
|
|
|
bool on; /* is the PLL actually active? Disabled during modeset */
|
|
|
|
int pll_reg;
|
|
|
|
int fp0_reg;
|
|
|
|
int fp1_reg;
|
|
|
|
};
|
|
|
|
#define I915_NUM_PLLS 2
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/* Interface history:
|
|
|
|
*
|
|
|
|
* 1.1: Original.
|
2006-01-02 17:14:23 +08:00
|
|
|
* 1.2: Add Power Management
|
|
|
|
* 1.3: Add vblank support
|
2006-01-25 12:31:43 +08:00
|
|
|
* 1.4: Fix cmdbuffer path, add heap destroy
|
2006-06-24 15:07:34 +08:00
|
|
|
* 1.5: Add vblank pipe configuration
|
2006-10-24 23:05:09 +08:00
|
|
|
* 1.6: - New ioctl for scheduling buffer swaps on vertical blank
|
|
|
|
* - Support vertical blank on secondary display pipe
|
2005-04-17 06:20:36 +08:00
|
|
|
*/
|
|
|
|
#define DRIVER_MAJOR 1
|
2006-10-24 23:05:09 +08:00
|
|
|
#define DRIVER_MINOR 6
|
2005-04-17 06:20:36 +08:00
|
|
|
#define DRIVER_PATCHLEVEL 0
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
#define WATCH_COHERENCY 0
|
2010-09-29 23:10:57 +08:00
|
|
|
#define WATCH_LISTS 0
|
2012-07-26 18:49:32 +08:00
|
|
|
#define WATCH_GTT 0
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2008-12-30 18:31:46 +08:00
|
|
|
#define I915_GEM_PHYS_CURSOR_0 1
|
|
|
|
#define I915_GEM_PHYS_CURSOR_1 2
|
|
|
|
#define I915_GEM_PHYS_OVERLAY_REGS 3
|
|
|
|
#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)
|
|
|
|
|
|
|
|
struct drm_i915_gem_phys_object {
|
|
|
|
int id;
|
|
|
|
struct page **page_list;
|
|
|
|
drm_dma_handle_t *handle;
|
2010-11-09 03:18:58 +08:00
|
|
|
struct drm_i915_gem_object *cur_obj;
|
2008-12-30 18:31:46 +08:00
|
|
|
};
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
struct mem_block {
|
|
|
|
struct mem_block *next;
|
|
|
|
struct mem_block *prev;
|
|
|
|
int start;
|
|
|
|
int size;
|
2007-08-25 18:23:09 +08:00
|
|
|
struct drm_file *file_priv; /* NULL: free, -1: heap, other: real files */
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
2008-10-01 03:14:26 +08:00
|
|
|
struct opregion_header;
|
|
|
|
struct opregion_acpi;
|
|
|
|
struct opregion_swsci;
|
|
|
|
struct opregion_asle;
|
2011-11-19 12:39:01 +08:00
|
|
|
struct drm_i915_private;
|
2008-10-01 03:14:26 +08:00
|
|
|
|
2008-08-06 02:37:25 +08:00
|
|
|
struct intel_opregion {
|
2012-04-17 05:07:42 +08:00
|
|
|
struct opregion_header __iomem *header;
|
|
|
|
struct opregion_acpi __iomem *acpi;
|
|
|
|
struct opregion_swsci __iomem *swsci;
|
|
|
|
struct opregion_asle __iomem *asle;
|
|
|
|
void __iomem *vbt;
|
2011-01-17 03:37:30 +08:00
|
|
|
u32 __iomem *lid_state;
|
2008-08-06 02:37:25 +08:00
|
|
|
};
|
2010-08-19 23:09:23 +08:00
|
|
|
#define OPREGION_SIZE (8*1024)
|
2008-08-06 02:37:25 +08:00
|
|
|
|
2010-08-05 03:26:07 +08:00
|
|
|
struct intel_overlay;
|
|
|
|
struct intel_overlay_error_state;
|
|
|
|
|
2008-11-28 12:22:24 +08:00
|
|
|
struct drm_i915_master_private {
|
|
|
|
drm_local_map_t *sarea;
|
|
|
|
struct _drm_i915_sarea *sarea_priv;
|
|
|
|
};
|
2008-11-13 02:03:55 +08:00
|
|
|
#define I915_FENCE_REG_NONE -1
|
2011-10-10 03:52:02 +08:00
|
|
|
#define I915_MAX_NUM_FENCES 16
|
|
|
|
/* 16 fences + sign bit for FENCE_REG_NONE */
|
|
|
|
#define I915_MAX_NUM_FENCE_BITS 5
|
2008-11-13 02:03:55 +08:00
|
|
|
|
|
|
|
struct drm_i915_fence_reg {
|
2010-04-28 17:02:31 +08:00
|
|
|
struct list_head lru_list;
|
2010-11-12 21:53:37 +08:00
|
|
|
struct drm_i915_gem_object *obj;
|
2011-12-14 20:57:08 +08:00
|
|
|
int pin_count;
|
2008-11-13 02:03:55 +08:00
|
|
|
};
|
2008-11-28 12:22:24 +08:00
|
|
|
|
2009-05-31 17:17:17 +08:00
|
|
|
struct sdvo_device_mapping {
|
2010-09-24 19:52:03 +08:00
|
|
|
u8 initialized;
|
2009-05-31 17:17:17 +08:00
|
|
|
u8 dvo_port;
|
|
|
|
u8 slave_addr;
|
|
|
|
u8 dvo_wiring;
|
2010-09-24 19:52:03 +08:00
|
|
|
u8 i2c_pin;
|
2010-04-24 04:07:40 +08:00
|
|
|
u8 ddc_pin;
|
2009-05-31 17:17:17 +08:00
|
|
|
};
|
|
|
|
|
2010-11-21 21:12:35 +08:00
|
|
|
struct intel_display_error_state;
|
|
|
|
|
2009-06-19 07:56:52 +08:00
|
|
|
struct drm_i915_error_state {
|
2012-04-27 21:17:39 +08:00
|
|
|
struct kref ref;
|
2009-06-19 07:56:52 +08:00
|
|
|
u32 eir;
|
|
|
|
u32 pgtbl_er;
|
2012-04-27 07:03:00 +08:00
|
|
|
u32 ier;
|
2012-06-05 05:42:52 +08:00
|
|
|
u32 ccid;
|
2012-04-27 07:03:01 +08:00
|
|
|
bool waiting[I915_NUM_RINGS];
|
2011-02-08 04:26:52 +08:00
|
|
|
u32 pipestat[I915_MAX_PIPES];
|
2011-12-14 20:57:02 +08:00
|
|
|
u32 tail[I915_NUM_RINGS];
|
|
|
|
u32 head[I915_NUM_RINGS];
|
2011-12-14 20:57:01 +08:00
|
|
|
u32 ipeir[I915_NUM_RINGS];
|
|
|
|
u32 ipehr[I915_NUM_RINGS];
|
|
|
|
u32 instdone[I915_NUM_RINGS];
|
|
|
|
u32 acthd[I915_NUM_RINGS];
|
2012-02-02 05:26:45 +08:00
|
|
|
u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1];
|
2012-07-06 00:14:01 +08:00
|
|
|
u32 rc_psmi[I915_NUM_RINGS]; /* sleep state */
|
2012-02-02 05:26:45 +08:00
|
|
|
/* our own tracking of ring head and tail */
|
|
|
|
u32 cpu_ring_head[I915_NUM_RINGS];
|
|
|
|
u32 cpu_ring_tail[I915_NUM_RINGS];
|
2010-10-30 02:00:51 +08:00
|
|
|
u32 error; /* gen6+ */
|
2012-08-21 07:15:13 +08:00
|
|
|
u32 err_int; /* gen7 */
|
2011-12-14 20:57:02 +08:00
|
|
|
u32 instpm[I915_NUM_RINGS];
|
|
|
|
u32 instps[I915_NUM_RINGS];
|
2012-08-23 02:32:15 +08:00
|
|
|
u32 extra_instdone[I915_NUM_INSTDONE_REG];
|
2011-12-14 20:57:01 +08:00
|
|
|
u32 seqno[I915_NUM_RINGS];
|
2010-02-18 18:24:56 +08:00
|
|
|
u64 bbaddr;
|
2011-12-14 20:57:39 +08:00
|
|
|
u32 fault_reg[I915_NUM_RINGS];
|
|
|
|
u32 done_reg;
|
2011-12-14 20:57:02 +08:00
|
|
|
u32 faddr[I915_NUM_RINGS];
|
2011-10-10 03:52:02 +08:00
|
|
|
u64 fence[I915_MAX_NUM_FENCES];
|
2009-06-19 07:56:52 +08:00
|
|
|
struct timeval time;
|
2012-02-15 19:25:37 +08:00
|
|
|
struct drm_i915_error_ring {
|
|
|
|
struct drm_i915_error_object {
|
|
|
|
int page_count;
|
|
|
|
u32 gtt_offset;
|
|
|
|
u32 *pages[0];
|
|
|
|
} *ringbuffer, *batchbuffer;
|
|
|
|
struct drm_i915_error_request {
|
|
|
|
long jiffies;
|
|
|
|
u32 seqno;
|
2012-02-15 19:25:38 +08:00
|
|
|
u32 tail;
|
2012-02-15 19:25:37 +08:00
|
|
|
} *requests;
|
|
|
|
int num_requests;
|
|
|
|
} ring[I915_NUM_RINGS];
|
2010-02-18 18:24:56 +08:00
|
|
|
struct drm_i915_error_buffer {
|
2011-01-10 05:07:49 +08:00
|
|
|
u32 size;
|
2010-02-18 18:24:56 +08:00
|
|
|
u32 name;
|
2012-07-20 19:41:01 +08:00
|
|
|
u32 rseqno, wseqno;
|
2010-02-18 18:24:56 +08:00
|
|
|
u32 gtt_offset;
|
|
|
|
u32 read_domains;
|
|
|
|
u32 write_domain;
|
2011-10-10 03:52:02 +08:00
|
|
|
s32 fence_reg:I915_MAX_NUM_FENCE_BITS;
|
2010-02-18 18:24:56 +08:00
|
|
|
s32 pinned:2;
|
|
|
|
u32 tiling:2;
|
|
|
|
u32 dirty:1;
|
|
|
|
u32 purgeable:1;
|
2012-02-16 18:03:29 +08:00
|
|
|
s32 ring:4;
|
2011-03-30 07:59:50 +08:00
|
|
|
u32 cache_level:2;
|
2010-11-22 16:07:02 +08:00
|
|
|
} *active_bo, *pinned_bo;
|
|
|
|
u32 active_bo_count, pinned_bo_count;
|
2010-08-05 03:26:07 +08:00
|
|
|
struct intel_overlay_error_state *overlay;
|
2010-11-21 21:12:35 +08:00
|
|
|
struct intel_display_error_state *display;
|
2009-06-19 07:56:52 +08:00
|
|
|
};
|
|
|
|
|
2009-09-22 01:42:27 +08:00
|
|
|
struct drm_i915_display_funcs {
|
2010-04-23 23:17:39 +08:00
|
|
|
bool (*fbc_enabled)(struct drm_device *dev);
|
2009-09-22 01:42:27 +08:00
|
|
|
void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
|
|
|
|
void (*disable_fbc)(struct drm_device *dev);
|
|
|
|
int (*get_display_clock_speed)(struct drm_device *dev);
|
|
|
|
int (*get_fifo_size)(struct drm_device *dev, int plane);
|
2011-01-25 01:43:27 +08:00
|
|
|
void (*update_wm)(struct drm_device *dev);
|
2011-12-14 05:19:38 +08:00
|
|
|
void (*update_sprite_wm)(struct drm_device *dev, int pipe,
|
|
|
|
uint32_t sprite_width, int pixel_size);
|
2012-05-10 02:37:24 +08:00
|
|
|
void (*update_linetime_wm)(struct drm_device *dev, int pipe,
|
|
|
|
struct drm_display_mode *mode);
|
2011-03-31 04:01:02 +08:00
|
|
|
int (*crtc_mode_set)(struct drm_crtc *crtc,
|
|
|
|
struct drm_display_mode *mode,
|
|
|
|
struct drm_display_mode *adjusted_mode,
|
|
|
|
int x, int y,
|
|
|
|
struct drm_framebuffer *old_fb);
|
2012-06-30 04:39:33 +08:00
|
|
|
void (*crtc_enable)(struct drm_crtc *crtc);
|
|
|
|
void (*crtc_disable)(struct drm_crtc *crtc);
|
2012-04-21 00:11:53 +08:00
|
|
|
void (*off)(struct drm_crtc *crtc);
|
drm/i915: pass ELD to HDMI/DP audio driver
Add ELD support for Intel Eaglelake, IbexPeak/Ironlake,
SandyBridge/CougarPoint and IvyBridge/PantherPoint chips.
ELD (EDID-Like Data) describes to the HDMI/DP audio driver the audio
capabilities of the plugged monitor. It's built and passed to audio
driver in 2 steps:
(1) at get_modes time, parse EDID and save ELD to drm_connector.eld[]
(2) at mode_set time, write drm_connector.eld[] to the Transcoder's hw
ELD buffer and set the ELD_valid bit to inform HDMI/DP audio driver
This patch is tested OK on G45/HDMI, IbexPeak/HDMI and IvyBridge/HDMI+DP.
Test scheme: plug in the HDMI/DP monitor, and run
cat /proc/asound/card0/eld*
to check if the monitor name, HDMI/DP type, etc. show up correctly.
Minor imperfection: the GEN5_AUD_CNTL_ST/DIP_Port_Select field always
reads 0 (reserved). Without knowing the port number, I worked it around
by setting the ELD_valid bit for ALL the three ports. It's tested to not
be a problem, because the audio driver will find invalid ELD data and
hence rightfully abort, even when it sees the ELD_valid indicator.
Thanks to Zhenyu and Pierre-Louis for a lot of valuable help and testing.
CC: Zhao Yakui <yakui.zhao@intel.com>
CC: Wang Zhenyu <zhenyu.z.wang@intel.com>
CC: Jeremy Bush <contractfrombelow@gmail.com>
CC: Christopher White <c.white@pulseforce.com>
CC: Pierre-Louis Bossart <pierre-louis.bossart@intel.com>
CC: Paul Menzel <paulepanter@users.sourceforge.net>
Signed-off-by: Wu Fengguang <fengguang.wu@intel.com>
Signed-off-by: Keith Packard <keithp@keithp.com>
2011-09-05 14:25:34 +08:00
|
|
|
void (*write_eld)(struct drm_connector *connector,
|
|
|
|
struct drm_crtc *crtc);
|
2011-04-29 05:27:04 +08:00
|
|
|
void (*fdi_link_train)(struct drm_crtc *crtc);
|
2011-04-29 06:04:31 +08:00
|
|
|
void (*init_clock_gating)(struct drm_device *dev);
|
2011-05-12 00:49:31 +08:00
|
|
|
void (*init_pch_clock_gating)(struct drm_device *dev);
|
2011-06-17 00:19:13 +08:00
|
|
|
int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc,
|
|
|
|
struct drm_framebuffer *fb,
|
|
|
|
struct drm_i915_gem_object *obj);
|
2011-06-25 03:19:23 +08:00
|
|
|
int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb,
|
|
|
|
int x, int y);
|
2009-09-22 01:42:27 +08:00
|
|
|
/* clock updates for mode set */
|
|
|
|
/* cursor updates */
|
|
|
|
/* render clock increase/decrease */
|
|
|
|
/* display clock increase/decrease */
|
|
|
|
/* pll clock increase/decrease */
|
|
|
|
};
|
|
|
|
|
2012-07-02 22:51:02 +08:00
|
|
|
struct drm_i915_gt_funcs {
|
|
|
|
void (*force_wake_get)(struct drm_i915_private *dev_priv);
|
|
|
|
void (*force_wake_put)(struct drm_i915_private *dev_priv);
|
|
|
|
};
|
|
|
|
|
2012-08-09 04:01:51 +08:00
|
|
|
#define DEV_INFO_FLAGS \
|
|
|
|
DEV_INFO_FLAG(is_mobile) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_i85x) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_i915g) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_i945gm) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_g33) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(need_gfx_hws) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_g4x) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_pineview) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_broadwater) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_crestline) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_ivybridge) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_valleyview) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(is_haswell) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_force_wake) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_fbc) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_pipe_cxsr) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_hotplug) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(cursor_needs_physical) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_overlay) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(overlay_needs_physical) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(supports_tv) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_bsd_ring) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_blt_ring) DEV_INFO_SEP \
|
|
|
|
DEV_INFO_FLAG(has_llc)
|
|
|
|
|
2009-12-17 04:16:16 +08:00
|
|
|
struct intel_device_info {
|
2010-08-11 16:59:24 +08:00
|
|
|
u8 gen;
|
2011-08-17 03:34:10 +08:00
|
|
|
u8 is_mobile:1;
|
|
|
|
u8 is_i85x:1;
|
|
|
|
u8 is_i915g:1;
|
|
|
|
u8 is_i945gm:1;
|
|
|
|
u8 is_g33:1;
|
|
|
|
u8 need_gfx_hws:1;
|
|
|
|
u8 is_g4x:1;
|
|
|
|
u8 is_pineview:1;
|
|
|
|
u8 is_broadwater:1;
|
|
|
|
u8 is_crestline:1;
|
|
|
|
u8 is_ivybridge:1;
|
2012-03-29 04:39:21 +08:00
|
|
|
u8 is_valleyview:1;
|
2012-06-04 17:18:15 +08:00
|
|
|
u8 has_force_wake:1;
|
2012-03-29 23:32:18 +08:00
|
|
|
u8 is_haswell:1;
|
2011-08-17 03:34:10 +08:00
|
|
|
u8 has_fbc:1;
|
|
|
|
u8 has_pipe_cxsr:1;
|
|
|
|
u8 has_hotplug:1;
|
|
|
|
u8 cursor_needs_physical:1;
|
|
|
|
u8 has_overlay:1;
|
|
|
|
u8 overlay_needs_physical:1;
|
|
|
|
u8 supports_tv:1;
|
|
|
|
u8 has_bsd_ring:1;
|
|
|
|
u8 has_blt_ring:1;
|
2012-01-18 00:43:53 +08:00
|
|
|
u8 has_llc:1;
|
2009-12-17 04:16:16 +08:00
|
|
|
};
|
|
|
|
|
2012-02-10 00:15:46 +08:00
|
|
|
#define I915_PPGTT_PD_ENTRIES 512
|
|
|
|
#define I915_PPGTT_PT_ENTRIES 1024
|
|
|
|
struct i915_hw_ppgtt {
|
|
|
|
unsigned num_pd_entries;
|
|
|
|
struct page **pt_pages;
|
|
|
|
uint32_t pd_offset;
|
|
|
|
dma_addr_t *pt_dma_addr;
|
|
|
|
dma_addr_t scratch_page_dma_addr;
|
|
|
|
};
|
|
|
|
|
2012-06-05 05:42:43 +08:00
|
|
|
|
|
|
|
/* This must match up with the value previously used for execbuf2.rsvd1. */
|
|
|
|
#define DEFAULT_CONTEXT_ID 0
|
|
|
|
struct i915_hw_context {
|
|
|
|
int id;
|
2012-06-05 05:42:46 +08:00
|
|
|
bool is_initialized;
|
2012-06-05 05:42:43 +08:00
|
|
|
struct drm_i915_file_private *file_priv;
|
|
|
|
struct intel_ring_buffer *ring;
|
|
|
|
struct drm_i915_gem_object *obj;
|
|
|
|
};
|
|
|
|
|
2010-02-06 04:42:41 +08:00
|
|
|
enum no_fbc_reason {
|
2010-09-11 17:47:47 +08:00
|
|
|
FBC_NO_OUTPUT, /* no outputs enabled to compress */
|
2010-02-06 04:42:41 +08:00
|
|
|
FBC_STOLEN_TOO_SMALL, /* not enough space to hold compressed buffers */
|
|
|
|
FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
|
|
|
|
FBC_MODE_TOO_LARGE, /* mode too large for compression */
|
|
|
|
FBC_BAD_PLANE, /* fbc not supported on plane */
|
|
|
|
FBC_NOT_TILED, /* buffer not tiled */
|
2010-07-24 06:20:00 +08:00
|
|
|
FBC_MULTIPLE_PIPES, /* more than one pipe active */
|
2011-05-06 06:24:21 +08:00
|
|
|
FBC_MODULE_PARAM,
|
2010-02-06 04:42:41 +08:00
|
|
|
};
|
|
|
|
|
2010-04-07 16:15:53 +08:00
|
|
|
enum intel_pch {
|
2012-07-04 05:48:16 +08:00
|
|
|
PCH_NONE = 0, /* No PCH present */
|
2010-04-07 16:15:53 +08:00
|
|
|
PCH_IBX, /* Ibexpeak PCH */
|
|
|
|
PCH_CPT, /* Cougarpoint PCH */
|
2012-03-29 23:32:20 +08:00
|
|
|
PCH_LPT, /* Lynxpoint PCH */
|
2010-04-07 16:15:53 +08:00
|
|
|
};
|
|
|
|
|
2010-07-20 04:53:12 +08:00
|
|
|
#define QUIRK_PIPEA_FORCE (1<<0)
|
2011-07-13 05:56:22 +08:00
|
|
|
#define QUIRK_LVDS_SSC_DISABLE (1<<1)
|
2012-03-15 22:56:26 +08:00
|
|
|
#define QUIRK_INVERT_BRIGHTNESS (1<<2)
|
2010-07-20 04:53:12 +08:00
|
|
|
|
2010-03-30 13:34:14 +08:00
|
|
|
struct intel_fbdev;
|
2011-07-08 19:22:42 +08:00
|
|
|
struct intel_fbc_work;
|
2010-03-30 13:34:13 +08:00
|
|
|
|
2012-02-15 05:37:19 +08:00
|
|
|
struct intel_gmbus {
|
|
|
|
struct i2c_adapter adapter;
|
2012-02-15 01:58:49 +08:00
|
|
|
bool force_bit;
|
2012-02-15 05:37:19 +08:00
|
|
|
u32 reg0;
|
2012-02-15 05:37:22 +08:00
|
|
|
u32 gpio_reg;
|
2012-02-28 07:43:09 +08:00
|
|
|
struct i2c_algo_bit_data bit_algo;
|
2012-02-15 05:37:19 +08:00
|
|
|
struct drm_i915_private *dev_priv;
|
|
|
|
};
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
typedef struct drm_i915_private {
|
2008-07-31 03:06:12 +08:00
|
|
|
struct drm_device *dev;
|
|
|
|
|
2009-12-17 04:16:16 +08:00
|
|
|
const struct intel_device_info *info;
|
|
|
|
|
2010-12-19 19:42:05 +08:00
|
|
|
int relative_constants_mode;
|
2008-12-19 13:38:34 +08:00
|
|
|
|
2008-10-03 03:24:47 +08:00
|
|
|
void __iomem *regs;
|
2012-07-02 22:51:02 +08:00
|
|
|
|
|
|
|
struct drm_i915_gt_funcs gt;
|
2011-12-14 20:57:03 +08:00
|
|
|
/** gt_fifo_count and the subsequent register write are synchronized
|
|
|
|
* with dev->struct_mutex. */
|
|
|
|
unsigned gt_fifo_count;
|
|
|
|
/** forcewake_count is protected by gt_lock */
|
|
|
|
unsigned forcewake_count;
|
|
|
|
/** gt_lock is also taken in irq contexts. */
|
|
|
|
struct spinlock gt_lock;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2012-03-28 02:36:16 +08:00
|
|
|
struct intel_gmbus gmbus[GMBUS_NUM_PORTS];
|
2010-07-21 06:44:45 +08:00
|
|
|
|
2012-02-14 06:36:54 +08:00
|
|
|
/** gmbus_mutex protects against concurrent usage of the single hw gmbus
|
|
|
|
* controller on different i2c buses. */
|
|
|
|
struct mutex gmbus_mutex;
|
|
|
|
|
2012-03-24 06:43:36 +08:00
|
|
|
/**
|
|
|
|
* Base address of the gmbus and gpio block.
|
|
|
|
*/
|
|
|
|
uint32_t gpio_mmio_base;
|
|
|
|
|
2009-08-04 09:43:41 +08:00
|
|
|
struct pci_dev *bridge_dev;
|
2010-12-04 19:30:53 +08:00
|
|
|
struct intel_ring_buffer ring[I915_NUM_RINGS];
|
2010-08-07 18:01:22 +08:00
|
|
|
uint32_t next_seqno;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-07-10 13:38:56 +08:00
|
|
|
drm_dma_handle_t *status_page_dmah;
|
2008-10-01 03:14:26 +08:00
|
|
|
uint32_t counter;
|
2010-11-09 03:18:58 +08:00
|
|
|
struct drm_i915_gem_object *pwrctx;
|
|
|
|
struct drm_i915_gem_object *renderctx;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2009-06-05 22:41:29 +08:00
|
|
|
struct resource mch_res;
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
atomic_t irq_received;
|
2010-12-04 19:30:53 +08:00
|
|
|
|
|
|
|
/* protects the irq masks */
|
|
|
|
spinlock_t irq_lock;
|
2012-03-29 04:39:25 +08:00
|
|
|
|
|
|
|
/* DPIO indirect register protection */
|
|
|
|
spinlock_t dpio_lock;
|
|
|
|
|
2008-07-30 03:10:39 +08:00
|
|
|
/** Cached value of IMR to avoid reads in updating the bitfield */
|
2008-11-04 18:03:27 +08:00
|
|
|
u32 pipestat[2];
|
2010-12-04 19:30:53 +08:00
|
|
|
u32 irq_mask;
|
|
|
|
u32 gt_irq_mask;
|
|
|
|
u32 pch_irq_mask;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2009-04-01 05:11:15 +08:00
|
|
|
u32 hotplug_supported_mask;
|
|
|
|
struct work_struct hotplug_work;
|
|
|
|
|
2010-06-06 16:59:41 +08:00
|
|
|
int num_pipe;
|
2012-04-21 00:11:53 +08:00
|
|
|
int num_pch_pll;
|
2006-10-24 21:37:43 +08:00
|
|
|
|
2009-09-15 05:48:44 +08:00
|
|
|
/* For hangcheck timer */
|
2010-11-12 21:36:26 +08:00
|
|
|
#define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
|
2012-10-06 00:02:56 +08:00
|
|
|
#define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD)
|
2009-09-15 05:48:44 +08:00
|
|
|
struct timer_list hangcheck_timer;
|
|
|
|
int hangcheck_count;
|
2012-05-11 21:29:30 +08:00
|
|
|
uint32_t last_acthd[I915_NUM_RINGS];
|
2012-08-23 02:32:15 +08:00
|
|
|
uint32_t prev_instdone[I915_NUM_INSTDONE_REG];
|
2009-09-15 05:48:44 +08:00
|
|
|
|
2012-05-03 20:48:16 +08:00
|
|
|
unsigned int stop_rings;
|
|
|
|
|
2009-09-11 06:28:06 +08:00
|
|
|
unsigned long cfb_size;
|
2011-07-08 19:22:43 +08:00
|
|
|
unsigned int cfb_fb;
|
|
|
|
enum plane cfb_plane;
|
2010-09-11 17:47:47 +08:00
|
|
|
int cfb_y;
|
2011-07-08 19:22:42 +08:00
|
|
|
struct intel_fbc_work *fbc_work;
|
2009-09-11 06:28:06 +08:00
|
|
|
|
2008-08-06 02:37:25 +08:00
|
|
|
struct intel_opregion opregion;
|
|
|
|
|
2009-09-16 04:57:34 +08:00
|
|
|
/* overlay */
|
|
|
|
struct intel_overlay *overlay;
|
2011-12-14 05:19:38 +08:00
|
|
|
bool sprite_scaling_enabled;
|
2009-09-16 04:57:34 +08:00
|
|
|
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
/* LVDS info */
|
2010-08-22 20:18:16 +08:00
|
|
|
int backlight_level; /* restore backlight to this value */
|
2011-01-12 01:06:04 +08:00
|
|
|
bool backlight_enabled;
|
2009-05-13 11:19:55 +08:00
|
|
|
struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
|
|
|
|
struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
|
|
|
|
/* Feature bits from the VBIOS */
|
2008-12-18 22:09:00 +08:00
|
|
|
unsigned int int_tv_support:1;
|
|
|
|
unsigned int lvds_dither:1;
|
|
|
|
unsigned int lvds_vbt:1;
|
|
|
|
unsigned int int_crt_support:1;
|
2009-02-14 09:56:52 +08:00
|
|
|
unsigned int lvds_use_ssc:1;
|
2011-09-27 05:24:14 +08:00
|
|
|
unsigned int display_clock_mode:1;
|
2009-02-14 09:56:52 +08:00
|
|
|
int lvds_ssc_freq;
|
2012-03-20 20:07:05 +08:00
|
|
|
unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */
|
|
|
|
unsigned int lvds_val; /* used for checking LVDS channel mode */
|
2010-09-24 17:24:28 +08:00
|
|
|
struct {
|
2010-10-08 07:01:14 +08:00
|
|
|
int rate;
|
|
|
|
int lanes;
|
|
|
|
int preemphasis;
|
|
|
|
int vswing;
|
|
|
|
|
|
|
|
bool initialized;
|
|
|
|
bool support;
|
|
|
|
int bpp;
|
|
|
|
struct edp_power_seq pps;
|
2010-09-24 17:24:28 +08:00
|
|
|
} edp;
|
2010-10-08 07:01:21 +08:00
|
|
|
bool no_aux_handshake;
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
|
2009-09-11 06:28:03 +08:00
|
|
|
struct notifier_block lid_notifier;
|
|
|
|
|
2010-07-21 06:44:45 +08:00
|
|
|
int crt_ddc_pin;
|
2011-10-10 03:52:02 +08:00
|
|
|
struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */
|
2008-11-13 02:03:55 +08:00
|
|
|
int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
|
|
|
|
int num_fence_regs; /* 8 on pre-965, 16 otherwise */
|
|
|
|
|
2010-05-18 18:58:44 +08:00
|
|
|
unsigned int fsb_freq, mem_freq, is_ddr3;
|
2009-06-26 11:23:55 +08:00
|
|
|
|
2009-06-19 07:56:52 +08:00
|
|
|
spinlock_t error_lock;
|
2012-04-27 21:17:39 +08:00
|
|
|
/* Protected by dev->error_lock. */
|
2009-06-19 07:56:52 +08:00
|
|
|
struct drm_i915_error_state *first_error;
|
2009-07-12 04:48:03 +08:00
|
|
|
struct work_struct error_work;
|
2010-09-25 17:19:17 +08:00
|
|
|
struct completion error_completion;
|
2009-08-04 07:09:16 +08:00
|
|
|
struct workqueue_struct *wq;
|
2009-06-19 07:56:52 +08:00
|
|
|
|
2009-09-22 01:42:27 +08:00
|
|
|
/* Display functions */
|
|
|
|
struct drm_i915_display_funcs display;
|
|
|
|
|
2010-04-07 16:15:53 +08:00
|
|
|
/* PCH chipset type */
|
|
|
|
enum intel_pch pch_type;
|
|
|
|
|
2010-07-20 04:53:12 +08:00
|
|
|
unsigned long quirks;
|
|
|
|
|
2007-11-22 12:14:14 +08:00
|
|
|
/* Register state */
|
2009-11-03 01:29:55 +08:00
|
|
|
bool modeset_on_lid;
|
2007-11-22 12:14:14 +08:00
|
|
|
u8 saveLBB;
|
|
|
|
u32 saveDSPACNTR;
|
|
|
|
u32 saveDSPBCNTR;
|
2008-05-07 10:27:53 +08:00
|
|
|
u32 saveDSPARB;
|
Revert "drm/i915: Don't save/restore hardware status page address register"
This reverts commit a7a75c8f70d6f6a2f16c9f627f938bbee2d32718.
There are two different variations on how Intel hardware addresses the
"Hardware Status Page". One as a location in physical memory and the
other as an offset into the virtual memory of the GPU, used in more
recent chipsets. (The HWS itself is a cacheable region of memory which
the GPU can write to without requiring CPU synchronisation, used for
updating various details of hardware state, such as the position of
the GPU head in the ringbuffer, the last breadcrumb seqno, etc).
These two types of addresses were updated in different locations of code
- one inline with the ringbuffer initialisation, and the other during
device initialisation. (The HWS page is logically associated with
the rings, and there is one HWS page per ring.) During resume, only the
ringbuffers were being re-initialised along with the virtual HWS page,
leaving the older physical address HWS untouched. This then caused a
hang on the older gen3/4 (915GM, 945GM, 965GM) the first time we tried
to synchronise the GPU as the breadcrumbs were never being updated.
Reported-and-tested-by: Linus Torvalds <torvalds@linux-foundation.org>
Reported-by: Jan Niehusmann <jan@gondor.com>
Reported-by: Justin P. Mattock <justinmattock@gmail.com>
Reported-and-tested-by: Michael "brot" Groh <brot@minad.de>
Cc: Zhenyu Wang <zhenyuw@linux.intel.com>
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2011-03-24 02:16:55 +08:00
|
|
|
u32 saveHWS;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 savePIPEACONF;
|
|
|
|
u32 savePIPEBCONF;
|
|
|
|
u32 savePIPEASRC;
|
|
|
|
u32 savePIPEBSRC;
|
|
|
|
u32 saveFPA0;
|
|
|
|
u32 saveFPA1;
|
|
|
|
u32 saveDPLL_A;
|
|
|
|
u32 saveDPLL_A_MD;
|
|
|
|
u32 saveHTOTAL_A;
|
|
|
|
u32 saveHBLANK_A;
|
|
|
|
u32 saveHSYNC_A;
|
|
|
|
u32 saveVTOTAL_A;
|
|
|
|
u32 saveVBLANK_A;
|
|
|
|
u32 saveVSYNC_A;
|
|
|
|
u32 saveBCLRPAT_A;
|
2009-11-06 10:13:02 +08:00
|
|
|
u32 saveTRANSACONF;
|
2009-10-21 15:27:01 +08:00
|
|
|
u32 saveTRANS_HTOTAL_A;
|
|
|
|
u32 saveTRANS_HBLANK_A;
|
|
|
|
u32 saveTRANS_HSYNC_A;
|
|
|
|
u32 saveTRANS_VTOTAL_A;
|
|
|
|
u32 saveTRANS_VBLANK_A;
|
|
|
|
u32 saveTRANS_VSYNC_A;
|
2008-02-20 07:39:58 +08:00
|
|
|
u32 savePIPEASTAT;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveDSPASTRIDE;
|
|
|
|
u32 saveDSPASIZE;
|
|
|
|
u32 saveDSPAPOS;
|
2008-07-30 02:54:06 +08:00
|
|
|
u32 saveDSPAADDR;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveDSPASURF;
|
|
|
|
u32 saveDSPATILEOFF;
|
|
|
|
u32 savePFIT_PGM_RATIOS;
|
2009-10-15 03:33:41 +08:00
|
|
|
u32 saveBLC_HIST_CTL;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveBLC_PWM_CTL;
|
|
|
|
u32 saveBLC_PWM_CTL2;
|
2009-10-21 15:27:01 +08:00
|
|
|
u32 saveBLC_CPU_PWM_CTL;
|
|
|
|
u32 saveBLC_CPU_PWM_CTL2;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveFPB0;
|
|
|
|
u32 saveFPB1;
|
|
|
|
u32 saveDPLL_B;
|
|
|
|
u32 saveDPLL_B_MD;
|
|
|
|
u32 saveHTOTAL_B;
|
|
|
|
u32 saveHBLANK_B;
|
|
|
|
u32 saveHSYNC_B;
|
|
|
|
u32 saveVTOTAL_B;
|
|
|
|
u32 saveVBLANK_B;
|
|
|
|
u32 saveVSYNC_B;
|
|
|
|
u32 saveBCLRPAT_B;
|
2009-11-06 10:13:02 +08:00
|
|
|
u32 saveTRANSBCONF;
|
2009-10-21 15:27:01 +08:00
|
|
|
u32 saveTRANS_HTOTAL_B;
|
|
|
|
u32 saveTRANS_HBLANK_B;
|
|
|
|
u32 saveTRANS_HSYNC_B;
|
|
|
|
u32 saveTRANS_VTOTAL_B;
|
|
|
|
u32 saveTRANS_VBLANK_B;
|
|
|
|
u32 saveTRANS_VSYNC_B;
|
2008-02-20 07:39:58 +08:00
|
|
|
u32 savePIPEBSTAT;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveDSPBSTRIDE;
|
|
|
|
u32 saveDSPBSIZE;
|
|
|
|
u32 saveDSPBPOS;
|
2008-07-30 02:54:06 +08:00
|
|
|
u32 saveDSPBADDR;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveDSPBSURF;
|
|
|
|
u32 saveDSPBTILEOFF;
|
2008-07-30 02:54:06 +08:00
|
|
|
u32 saveVGA0;
|
|
|
|
u32 saveVGA1;
|
|
|
|
u32 saveVGA_PD;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveVGACNTRL;
|
|
|
|
u32 saveADPA;
|
|
|
|
u32 saveLVDS;
|
2008-07-30 02:54:06 +08:00
|
|
|
u32 savePP_ON_DELAYS;
|
|
|
|
u32 savePP_OFF_DELAYS;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveDVOA;
|
|
|
|
u32 saveDVOB;
|
|
|
|
u32 saveDVOC;
|
|
|
|
u32 savePP_ON;
|
|
|
|
u32 savePP_OFF;
|
|
|
|
u32 savePP_CONTROL;
|
2008-07-30 02:54:06 +08:00
|
|
|
u32 savePP_DIVISOR;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 savePFIT_CONTROL;
|
|
|
|
u32 save_palette_a[256];
|
|
|
|
u32 save_palette_b[256];
|
2009-10-06 04:47:26 +08:00
|
|
|
u32 saveDPFC_CB_BASE;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveFBC_CFB_BASE;
|
|
|
|
u32 saveFBC_LL_BASE;
|
|
|
|
u32 saveFBC_CONTROL;
|
|
|
|
u32 saveFBC_CONTROL2;
|
2008-02-20 07:39:58 +08:00
|
|
|
u32 saveIER;
|
|
|
|
u32 saveIIR;
|
|
|
|
u32 saveIMR;
|
2009-10-21 15:27:01 +08:00
|
|
|
u32 saveDEIER;
|
|
|
|
u32 saveDEIMR;
|
|
|
|
u32 saveGTIER;
|
|
|
|
u32 saveGTIMR;
|
|
|
|
u32 saveFDI_RXA_IMR;
|
|
|
|
u32 saveFDI_RXB_IMR;
|
2008-02-17 11:19:29 +08:00
|
|
|
u32 saveCACHE_MODE_0;
|
|
|
|
u32 saveMI_ARB_STATE;
|
2007-11-22 12:14:14 +08:00
|
|
|
u32 saveSWF0[16];
|
|
|
|
u32 saveSWF1[16];
|
|
|
|
u32 saveSWF2[3];
|
|
|
|
u8 saveMSR;
|
|
|
|
u8 saveSR[8];
|
2008-02-08 03:15:20 +08:00
|
|
|
u8 saveGR[25];
|
2007-11-22 12:14:14 +08:00
|
|
|
u8 saveAR_INDEX;
|
2008-05-07 10:25:46 +08:00
|
|
|
u8 saveAR[21];
|
2007-11-22 12:14:14 +08:00
|
|
|
u8 saveDACMASK;
|
2008-05-07 10:25:46 +08:00
|
|
|
u8 saveCR[37];
|
2011-10-10 03:52:02 +08:00
|
|
|
uint64_t saveFENCE[I915_MAX_NUM_FENCES];
|
2009-06-03 15:26:58 +08:00
|
|
|
u32 saveCURACNTR;
|
|
|
|
u32 saveCURAPOS;
|
|
|
|
u32 saveCURABASE;
|
|
|
|
u32 saveCURBCNTR;
|
|
|
|
u32 saveCURBPOS;
|
|
|
|
u32 saveCURBBASE;
|
|
|
|
u32 saveCURSIZE;
|
2009-04-08 07:16:42 +08:00
|
|
|
u32 saveDP_B;
|
|
|
|
u32 saveDP_C;
|
|
|
|
u32 saveDP_D;
|
|
|
|
u32 savePIPEA_GMCH_DATA_M;
|
|
|
|
u32 savePIPEB_GMCH_DATA_M;
|
|
|
|
u32 savePIPEA_GMCH_DATA_N;
|
|
|
|
u32 savePIPEB_GMCH_DATA_N;
|
|
|
|
u32 savePIPEA_DP_LINK_M;
|
|
|
|
u32 savePIPEB_DP_LINK_M;
|
|
|
|
u32 savePIPEA_DP_LINK_N;
|
|
|
|
u32 savePIPEB_DP_LINK_N;
|
2009-10-21 15:27:01 +08:00
|
|
|
u32 saveFDI_RXA_CTL;
|
|
|
|
u32 saveFDI_TXA_CTL;
|
|
|
|
u32 saveFDI_RXB_CTL;
|
|
|
|
u32 saveFDI_TXB_CTL;
|
|
|
|
u32 savePFA_CTL_1;
|
|
|
|
u32 savePFB_CTL_1;
|
|
|
|
u32 savePFA_WIN_SZ;
|
|
|
|
u32 savePFB_WIN_SZ;
|
|
|
|
u32 savePFA_WIN_POS;
|
|
|
|
u32 savePFB_WIN_POS;
|
2009-11-06 10:13:02 +08:00
|
|
|
u32 savePCH_DREF_CONTROL;
|
|
|
|
u32 saveDISP_ARB_CTL;
|
|
|
|
u32 savePIPEA_DATA_M1;
|
|
|
|
u32 savePIPEA_DATA_N1;
|
|
|
|
u32 savePIPEA_LINK_M1;
|
|
|
|
u32 savePIPEA_LINK_N1;
|
|
|
|
u32 savePIPEB_DATA_M1;
|
|
|
|
u32 savePIPEB_DATA_N1;
|
|
|
|
u32 savePIPEB_LINK_M1;
|
|
|
|
u32 savePIPEB_LINK_N1;
|
2010-02-03 02:30:47 +08:00
|
|
|
u32 saveMCHBAR_RENDER_STANDBY;
|
2011-07-27 04:53:06 +08:00
|
|
|
u32 savePCH_PORT_HOTPLUG;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
|
|
|
struct {
|
2010-09-07 02:08:44 +08:00
|
|
|
/** Bridge to intel-gtt-ko */
|
2010-11-23 22:24:24 +08:00
|
|
|
const struct intel_gtt *gtt;
|
2010-09-07 02:08:44 +08:00
|
|
|
/** Memory allocator for GTT stolen memory */
|
2010-11-23 20:09:30 +08:00
|
|
|
struct drm_mm stolen;
|
2010-09-07 02:08:44 +08:00
|
|
|
/** Memory allocator for GTT */
|
2008-07-31 03:06:12 +08:00
|
|
|
struct drm_mm gtt_space;
|
2010-11-06 03:24:53 +08:00
|
|
|
/** List of all objects in gtt_space. Used to restore gtt
|
|
|
|
* mappings on resume */
|
drm/i915: Track unbound pages
When dealing with a working set larger than the GATT, or even the
mappable aperture when touching through the GTT, we end up with evicting
objects only to rebind them at a new offset again later. Moving an
object into and out of the GTT requires clflushing the pages, thus
causing a double-clflush penalty for rebinding.
To avoid having to clflush on rebinding, we can track the pages as they
are evicted from the GTT and only relinquish those pages on memory
pressure.
As usual, if it were not for the handling of out-of-memory condition and
having to manually shrink our own bo caches, it would be a net reduction
of code. Alas.
Note: The patch also contains a few changes to the last-hope
evict_everything logic in i916_gem_execbuffer.c - we no longer try to
only evict the purgeable stuff in a first try (since that's superflous
and only helps in OOM corner-cases, not fragmented-gtt trashing
situations).
Also, the extraction of the get_pages retry loop from bind_to_gtt (and
other callsites) to get_pages should imo have been a separate patch.
v2: Ditch the newly added put_pages (for unbound objects only) in
i915_gem_reset. A quick irc discussion hasn't revealed any important
reason for this, so if we need this, I'd like to have a git blame'able
explanation for it.
v3: Undo the s/drm_malloc_ab/kmalloc/ in get_pages that Chris noticed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
[danvet: Split out code movements and rant a bit in the commit message
with a few Notes. Done v2]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-08-20 17:40:46 +08:00
|
|
|
struct list_head bound_list;
|
|
|
|
/**
|
|
|
|
* List of objects which are not bound to the GTT (thus
|
|
|
|
* are idle and not used by the GPU) but still have
|
|
|
|
* (presumably uncached) pages still attached.
|
|
|
|
*/
|
|
|
|
struct list_head unbound_list;
|
2011-01-21 18:54:32 +08:00
|
|
|
|
|
|
|
/** Usable portion of the GTT for GEM */
|
|
|
|
unsigned long gtt_start;
|
2010-09-16 21:45:15 +08:00
|
|
|
unsigned long gtt_mappable_end;
|
2011-01-21 18:54:32 +08:00
|
|
|
unsigned long gtt_end;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2008-10-31 10:38:48 +08:00
|
|
|
struct io_mapping *gtt_mapping;
|
2012-06-07 21:55:57 +08:00
|
|
|
phys_addr_t gtt_base_addr;
|
2009-01-24 04:57:47 +08:00
|
|
|
int gtt_mtrr;
|
2008-10-31 10:38:48 +08:00
|
|
|
|
2012-02-10 00:15:46 +08:00
|
|
|
/** PPGTT used for aliasing the PPGTT with the GTT */
|
|
|
|
struct i915_hw_ppgtt *aliasing_ppgtt;
|
|
|
|
|
2012-05-26 07:56:24 +08:00
|
|
|
u32 *l3_remap_info;
|
|
|
|
|
2010-10-28 19:51:39 +08:00
|
|
|
struct shrinker inactive_shrinker;
|
2009-09-14 23:50:28 +08:00
|
|
|
|
2010-10-19 17:36:51 +08:00
|
|
|
/**
|
|
|
|
* List of objects currently involved in rendering.
|
|
|
|
*
|
|
|
|
* Includes buffers having the contents of their GPU caches
|
|
|
|
* flushed, not necessarily primitives. last_rendering_seqno
|
|
|
|
* represents when the rendering involved will be completed.
|
|
|
|
*
|
|
|
|
* A reference is held on the buffer while on this list.
|
|
|
|
*/
|
|
|
|
struct list_head active_list;
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/**
|
|
|
|
* LRU list of objects which are not in the ringbuffer and
|
|
|
|
* are ready to unbind, but are still in the GTT.
|
|
|
|
*
|
2008-11-07 08:00:31 +08:00
|
|
|
* last_rendering_seqno is 0 while an object is in this list.
|
|
|
|
*
|
2008-07-31 03:06:12 +08:00
|
|
|
* A reference is not held on the buffer while on this list,
|
|
|
|
* as merely being GTT-bound shouldn't prevent its being
|
|
|
|
* freed, and we'll pull it off the list in the free path.
|
|
|
|
*/
|
|
|
|
struct list_head inactive_list;
|
|
|
|
|
2009-08-30 03:49:51 +08:00
|
|
|
/** LRU list of objects with fence regs on them. */
|
|
|
|
struct list_head fence_list;
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/**
|
|
|
|
* We leave the user IRQ off as much as possible,
|
|
|
|
* but this means that requests will finish and never
|
|
|
|
* be retired once the system goes idle. Set a timer to
|
|
|
|
* fire periodically while the ring is running. When it
|
|
|
|
* fires, go retire requests.
|
|
|
|
*/
|
|
|
|
struct delayed_work retire_work;
|
|
|
|
|
2011-02-21 22:43:56 +08:00
|
|
|
/**
|
|
|
|
* Are we in a non-interruptible section of code like
|
|
|
|
* modesetting?
|
|
|
|
*/
|
|
|
|
bool interruptible;
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/**
|
|
|
|
* Flag if the X Server, and thus DRM, is not currently in
|
|
|
|
* control of the device.
|
|
|
|
*
|
|
|
|
* This is set between LeaveVT and EnterVT. It needs to be
|
|
|
|
* replaced with a semaphore. It also needs to be
|
|
|
|
* transitioned away from for kernel modesetting.
|
|
|
|
*/
|
|
|
|
int suspended;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Flag if the hardware appears to be wedged.
|
|
|
|
*
|
|
|
|
* This is set when attempts to idle the device timeout.
|
2011-03-31 09:57:33 +08:00
|
|
|
* It prevents command submission from occurring and makes
|
2008-07-31 03:06:12 +08:00
|
|
|
* every pending request fail
|
|
|
|
*/
|
2009-09-15 05:48:47 +08:00
|
|
|
atomic_t wedged;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
|
|
|
/** Bit 6 swizzling required for X tiling */
|
|
|
|
uint32_t bit_6_swizzle_x;
|
|
|
|
/** Bit 6 swizzling required for Y tiling */
|
|
|
|
uint32_t bit_6_swizzle_y;
|
2008-12-30 18:31:46 +08:00
|
|
|
|
|
|
|
/* storage for physical objects */
|
|
|
|
struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
|
2010-09-18 18:02:01 +08:00
|
|
|
|
2010-09-30 18:46:12 +08:00
|
|
|
/* accounting, useful for userland debugging */
|
|
|
|
size_t gtt_total;
|
2010-11-24 20:23:44 +08:00
|
|
|
size_t mappable_gtt_total;
|
|
|
|
size_t object_memory;
|
2010-09-30 18:46:12 +08:00
|
|
|
u32 object_count;
|
2008-07-31 03:06:12 +08:00
|
|
|
} mm;
|
2012-05-02 17:49:32 +08:00
|
|
|
|
|
|
|
/* Old dri1 support infrastructure, beware the dragons ya fools entering
|
|
|
|
* here! */
|
|
|
|
struct {
|
|
|
|
unsigned allow_batchbuffer : 1;
|
2012-04-27 05:28:15 +08:00
|
|
|
u32 __iomem *gfx_hws_cpu_addr;
|
2012-08-13 01:27:13 +08:00
|
|
|
|
|
|
|
unsigned int cpp;
|
|
|
|
int back_offset;
|
|
|
|
int front_offset;
|
|
|
|
int current_page;
|
|
|
|
int page_flipping;
|
2012-05-02 17:49:32 +08:00
|
|
|
} dri1;
|
|
|
|
|
|
|
|
/* Kernel Modesetting */
|
|
|
|
|
2009-05-31 17:17:17 +08:00
|
|
|
struct sdvo_device_mapping sdvo_mappings[2];
|
2009-10-10 10:42:37 +08:00
|
|
|
/* indicate whether the LVDS_BORDER should be enabled or not */
|
|
|
|
unsigned int lvds_border_bits;
|
2010-08-07 18:01:28 +08:00
|
|
|
/* Panel fitter placement and size for Ironlake+ */
|
|
|
|
u32 pch_pf_pos, pch_pf_size;
|
2009-08-18 04:31:43 +08:00
|
|
|
|
2011-09-03 03:54:37 +08:00
|
|
|
struct drm_crtc *plane_to_crtc_mapping[3];
|
|
|
|
struct drm_crtc *pipe_to_crtc_mapping[3];
|
2009-11-19 00:25:18 +08:00
|
|
|
wait_queue_head_t pending_flip_queue;
|
|
|
|
|
2012-04-21 00:11:53 +08:00
|
|
|
struct intel_pch_pll pch_plls[I915_NUM_PLLS];
|
|
|
|
|
2009-08-18 04:31:43 +08:00
|
|
|
/* Reclocking support */
|
|
|
|
bool render_reclock_avail;
|
|
|
|
bool lvds_downclock_avail;
|
2009-11-20 11:24:16 +08:00
|
|
|
/* indicates the reduced downclock for LVDS*/
|
|
|
|
int lvds_downclock;
|
2009-08-18 04:31:43 +08:00
|
|
|
u16 orig_clock;
|
2009-11-24 09:48:44 +08:00
|
|
|
int child_dev_num;
|
|
|
|
struct child_device_config *child_dev;
|
drm/i915: Update LVDS connector status when receiving ACPI LID event
Dirk reports that nothing is displayed on LVDS when using ubuntu 9.1 after
close/reopen the LID. And I also reproduce this issue on another laptop.
After some tests and debug, it seems that it is related with that the
LVDS status is not updated in time in course of suspend/resume.
Now the LID state is used to check whether the LVDS is connected or
disconnected. And when the LID is closed, it means that the LVDS is
disconnected. When it is reopened, it means that the LVDS is connected.
At the same time on some distributions the LID event is also used to put
the system into suspend state. When the LID is closed, the system will enter
the suspend state. When the LID is reopened, the system will be resumed.
In such case when the LID is closed, user-space script will receive the LID
notification event and detect the LVDS as disconnected. Then the system will
enter the suspended state. When the LID is reopened, the system will be
resumed. As the LVDS status is not updated in course of resume, it will cause
that the LVDS connector is marked as unused and disabled. After the resume is
finished,user-space script will try to configure the display mode for LVDS.
But unfortunately as the LVDS status is not updated in time and it is still
marked as disconnected, the LVDS and its corresponding CRTC will be disabled
again in the function of drm_helper_disable_unused_functions after changing
mode for LVDS.
So we had better check and update the status of LVDS connector after receiving
the LID notication event. Then after the system is resumed from suspended
state, we can set the display mode for LVDS correctly.
Signed-off-by: Zhao Yakui <yakui.zhao@intel.com>
Reported-by: Dirk Hohndel <hohndel@infradead.org>
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
CC: stable@kernel.org
Signed-off-by: Eric Anholt <eric@anholt.net>
2009-12-11 09:26:11 +08:00
|
|
|
struct drm_connector *int_lvds_connector;
|
2011-08-12 18:11:33 +08:00
|
|
|
struct drm_connector *int_edp_connector;
|
2010-01-30 03:27:07 +08:00
|
|
|
|
2009-12-17 14:48:43 +08:00
|
|
|
bool mchbar_need_disable;
|
2010-01-30 03:27:07 +08:00
|
|
|
|
2012-08-09 05:35:35 +08:00
|
|
|
/* gen6+ rps state */
|
|
|
|
struct {
|
|
|
|
struct work_struct work;
|
|
|
|
u32 pm_iir;
|
|
|
|
/* lock - irqsave spinlock that protectects the work_struct and
|
|
|
|
* pm_iir. */
|
|
|
|
spinlock_t lock;
|
|
|
|
|
|
|
|
/* The below variables an all the rps hw state are protected by
|
|
|
|
* dev->struct mutext. */
|
|
|
|
u8 cur_delay;
|
|
|
|
u8 min_delay;
|
|
|
|
u8 max_delay;
|
|
|
|
} rps;
|
|
|
|
|
2012-08-09 05:35:39 +08:00
|
|
|
/* ilk-only ips/rps state. Everything in here is protected by the global
|
|
|
|
* mchdev_lock in intel_pm.c */
|
|
|
|
struct {
|
|
|
|
u8 cur_delay;
|
|
|
|
u8 min_delay;
|
|
|
|
u8 max_delay;
|
|
|
|
u8 fmax;
|
|
|
|
u8 fstart;
|
|
|
|
|
|
|
|
u64 last_count1;
|
|
|
|
unsigned long last_time1;
|
|
|
|
unsigned long chipset_power;
|
|
|
|
u64 last_count2;
|
|
|
|
struct timespec last_time2;
|
|
|
|
unsigned long gfx_power;
|
|
|
|
u8 corr;
|
|
|
|
|
|
|
|
int c_m;
|
|
|
|
int r_t;
|
|
|
|
} ips;
|
2010-02-06 04:42:41 +08:00
|
|
|
|
|
|
|
enum no_fbc_reason no_fbc_reason;
|
2010-03-30 13:34:13 +08:00
|
|
|
|
2010-04-22 02:39:22 +08:00
|
|
|
struct drm_mm_node *compressed_fb;
|
|
|
|
struct drm_mm_node *compressed_llb;
|
2010-05-08 05:30:03 +08:00
|
|
|
|
2010-10-01 21:57:56 +08:00
|
|
|
unsigned long last_gpu_reset;
|
|
|
|
|
2010-03-30 13:34:14 +08:00
|
|
|
/* list of fbdev register on this device */
|
|
|
|
struct intel_fbdev *fbdev;
|
2011-02-22 06:23:52 +08:00
|
|
|
|
2011-08-12 18:11:33 +08:00
|
|
|
struct backlight_device *backlight;
|
|
|
|
|
2011-02-22 06:23:52 +08:00
|
|
|
struct drm_property *broadcast_rgb_property;
|
2011-05-13 05:17:24 +08:00
|
|
|
struct drm_property *force_audio_property;
|
2012-05-26 07:56:22 +08:00
|
|
|
|
|
|
|
struct work_struct parity_error_work;
|
drm/i915: preliminary context support
Very basic code for context setup/destruction in the driver.
Adds the file i915_gem_context.c This file implements HW context
support. On gen5+ a HW context consists of an opaque GPU object which is
referenced at times of context saves and restores. With RC6 enabled,
the context is also referenced as the GPU enters and exists from RC6
(GPU has it's own internal power context, except on gen5). Though
something like a context does exist for the media ring, the code only
supports contexts for the render ring.
In software, there is a distinction between contexts created by the
user, and the default HW context. The default HW context is used by GPU
clients that do not request setup of their own hardware context. The
default context's state is never restored to help prevent programming
errors. This would happen if a client ran and piggy-backed off another
clients GPU state. The default context only exists to give the GPU some
offset to load as the current to invoke a save of the context we
actually care about. In fact, the code could likely be constructed,
albeit in a more complicated fashion, to never use the default context,
though that limits the driver's ability to swap out, and/or destroy
other contexts.
All other contexts are created as a request by the GPU client. These
contexts store GPU state, and thus allow GPU clients to not re-emit
state (and potentially query certain state) at any time. The kernel
driver makes certain that the appropriate commands are inserted.
There are 4 entry points into the contexts, init, fini, open, close.
The names are self-explanatory except that init can be called during
reset, and also during pm thaw/resume. As we expect our context to be
preserved across these events, we do not reinitialize in this case.
As Adam Jackson pointed out, The cutoff of 1MB where a HW context is
considered too big is arbitrary. The reason for this is even though
context sizes are increasing with every generation, they have yet to
eclipse even 32k. If we somehow read back way more than that, it
probably means BIOS has done something strange, or we're running on a
platform that wasn't designed for this.
v2: rename load/unload to init/fini (daniel)
remove ILK support for get_size() (indirectly daniel)
add HAS_HW_CONTEXTS macro to clarify supported platforms (daniel)
added comments (Ben)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
2012-06-05 05:42:42 +08:00
|
|
|
bool hw_contexts_disabled;
|
|
|
|
uint32_t hw_context_size;
|
2005-04-17 06:20:36 +08:00
|
|
|
} drm_i915_private_t;
|
|
|
|
|
2012-05-11 21:29:30 +08:00
|
|
|
/* Iterate over initialised rings */
|
|
|
|
#define for_each_ring(ring__, dev_priv__, i__) \
|
|
|
|
for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \
|
|
|
|
if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__)))
|
|
|
|
|
2012-02-14 11:45:36 +08:00
|
|
|
enum hdmi_force_audio {
|
|
|
|
HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */
|
|
|
|
HDMI_AUDIO_OFF, /* force turn off HDMI audio */
|
|
|
|
HDMI_AUDIO_AUTO, /* trust EDID */
|
|
|
|
HDMI_AUDIO_ON, /* force turn on HDMI audio */
|
|
|
|
};
|
|
|
|
|
2011-03-30 07:59:50 +08:00
|
|
|
enum i915_cache_level {
|
2012-07-10 17:27:08 +08:00
|
|
|
I915_CACHE_NONE = 0,
|
2011-03-30 07:59:50 +08:00
|
|
|
I915_CACHE_LLC,
|
2012-07-10 17:27:08 +08:00
|
|
|
I915_CACHE_LLC_MLC, /* gen6+, in docs at least! */
|
2011-03-30 07:59:50 +08:00
|
|
|
};
|
|
|
|
|
2012-06-07 22:38:42 +08:00
|
|
|
struct drm_i915_gem_object_ops {
|
|
|
|
/* Interface between the GEM object and its backing storage.
|
|
|
|
* get_pages() is called once prior to the use of the associated set
|
|
|
|
* of pages before to binding them into the GTT, and put_pages() is
|
|
|
|
* called after we no longer need them. As we expect there to be
|
|
|
|
* associated cost with migrating pages between the backing storage
|
|
|
|
* and making them available for the GPU (e.g. clflush), we may hold
|
|
|
|
* onto the pages after they are no longer referenced by the GPU
|
|
|
|
* in case they may be used again shortly (for example migrating the
|
|
|
|
* pages to a different memory domain within the GTT). put_pages()
|
|
|
|
* will therefore most likely be called when the object itself is
|
|
|
|
* being released or under memory pressure (where we attempt to
|
|
|
|
* reap pages for the shrinker).
|
|
|
|
*/
|
|
|
|
int (*get_pages)(struct drm_i915_gem_object *);
|
|
|
|
void (*put_pages)(struct drm_i915_gem_object *);
|
|
|
|
};
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
struct drm_i915_gem_object {
|
2010-04-10 03:05:07 +08:00
|
|
|
struct drm_gem_object base;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2012-06-07 22:38:42 +08:00
|
|
|
const struct drm_i915_gem_object_ops *ops;
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/** Current space allocated to this object in the GTT, if any. */
|
|
|
|
struct drm_mm_node *gtt_space;
|
2010-11-06 03:24:53 +08:00
|
|
|
struct list_head gtt_list;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2012-07-20 19:41:02 +08:00
|
|
|
/** This object's place on the active/inactive lists */
|
2010-10-19 17:36:51 +08:00
|
|
|
struct list_head ring_list;
|
|
|
|
struct list_head mm_list;
|
2010-11-26 03:32:06 +08:00
|
|
|
/** This object's place in the batchbuffer or on the eviction list */
|
|
|
|
struct list_head exec_list;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
|
|
|
/**
|
2012-07-20 19:41:02 +08:00
|
|
|
* This is set if the object is on the active lists (has pending
|
|
|
|
* rendering and so a non-zero seqno), and is not set if it i s on
|
|
|
|
* inactive (ready to be unbound) list.
|
2008-07-31 03:06:12 +08:00
|
|
|
*/
|
2011-08-17 03:34:10 +08:00
|
|
|
unsigned int active:1;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* This is set if the object has been written to since last bound
|
|
|
|
* to the GTT
|
|
|
|
*/
|
2011-08-17 03:34:10 +08:00
|
|
|
unsigned int dirty:1;
|
2010-05-13 17:49:44 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Fence register bits (if any) for this object. Will be set
|
|
|
|
* as needed when mapped into the GTT.
|
|
|
|
* Protected by dev->struct_mutex.
|
|
|
|
*/
|
2011-10-10 03:52:02 +08:00
|
|
|
signed int fence_reg:I915_MAX_NUM_FENCE_BITS;
|
2010-05-13 17:49:44 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Advice: are the backing pages purgeable?
|
|
|
|
*/
|
2011-08-17 03:34:10 +08:00
|
|
|
unsigned int madv:2;
|
2010-05-13 17:49:44 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Current tiling mode for the object.
|
|
|
|
*/
|
2011-08-17 03:34:10 +08:00
|
|
|
unsigned int tiling_mode:2;
|
2012-04-21 23:23:23 +08:00
|
|
|
/**
|
|
|
|
* Whether the tiling parameters for the currently associated fence
|
|
|
|
* register have changed. Note that for the purposes of tracking
|
|
|
|
* tiling changes we also treat the unfenced register, the register
|
|
|
|
* slot that the object occupies whilst it executes a fenced
|
|
|
|
* command (such as BLT on gen2/3), as a "fence".
|
|
|
|
*/
|
|
|
|
unsigned int fence_dirty:1;
|
2010-05-13 17:49:44 +08:00
|
|
|
|
|
|
|
/** How many users have pinned this object in GTT space. The following
|
|
|
|
* users can each hold at most one reference: pwrite/pread, pin_ioctl
|
|
|
|
* (via user_pin_count), execbuffer (objects are not allowed multiple
|
|
|
|
* times for the same batchbuffer), and the framebuffer code. When
|
|
|
|
* switching/pageflipping, the framebuffer code has at most two buffers
|
|
|
|
* pinned per crtc.
|
|
|
|
*
|
|
|
|
* In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3
|
|
|
|
* bits with absolutely no headroom. So use 4 bits. */
|
2011-08-17 03:34:10 +08:00
|
|
|
unsigned int pin_count:4;
|
2010-05-13 17:49:44 +08:00
|
|
|
#define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2010-11-05 00:11:09 +08:00
|
|
|
/**
|
|
|
|
* Is the object at the current location in the gtt mappable and
|
|
|
|
* fenceable? Used to avoid costly recalculations.
|
|
|
|
*/
|
2011-08-17 03:34:10 +08:00
|
|
|
unsigned int map_and_fenceable:1;
|
2010-11-05 00:11:09 +08:00
|
|
|
|
2010-10-02 04:05:20 +08:00
|
|
|
/**
|
|
|
|
* Whether the current gtt mapping needs to be mappable (and isn't just
|
|
|
|
* mappable by accident). Track pin and fault separate for a more
|
|
|
|
* accurate mappable working set.
|
|
|
|
*/
|
2011-08-17 03:34:10 +08:00
|
|
|
unsigned int fault_mappable:1;
|
|
|
|
unsigned int pin_mappable:1;
|
2010-10-02 04:05:20 +08:00
|
|
|
|
2010-11-12 21:53:37 +08:00
|
|
|
/*
|
|
|
|
* Is the GPU currently using a fence to access this buffer,
|
|
|
|
*/
|
|
|
|
unsigned int pending_fenced_gpu_access:1;
|
|
|
|
unsigned int fenced_gpu_access:1;
|
|
|
|
|
2011-03-30 07:59:50 +08:00
|
|
|
unsigned int cache_level:2;
|
|
|
|
|
2012-02-10 00:15:47 +08:00
|
|
|
unsigned int has_aliasing_ppgtt_mapping:1;
|
2012-02-16 06:50:22 +08:00
|
|
|
unsigned int has_global_gtt_mapping:1;
|
2012-06-01 22:20:22 +08:00
|
|
|
unsigned int has_dma_mapping:1;
|
2012-02-10 00:15:47 +08:00
|
|
|
|
2012-06-01 22:20:22 +08:00
|
|
|
struct sg_table *pages;
|
2012-09-05 04:02:54 +08:00
|
|
|
int pages_pin_count;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2012-05-10 21:25:09 +08:00
|
|
|
/* prime dma-buf support */
|
2012-05-22 20:09:21 +08:00
|
|
|
void *dma_buf_vmapping;
|
|
|
|
int vmapping_count;
|
|
|
|
|
2010-12-08 18:38:14 +08:00
|
|
|
/**
|
|
|
|
* Used for performing relocations during execbuffer insertion.
|
|
|
|
*/
|
|
|
|
struct hlist_node exec_node;
|
|
|
|
unsigned long exec_handle;
|
2011-01-11 01:35:37 +08:00
|
|
|
struct drm_i915_gem_exec_object2 *exec_entry;
|
2010-12-08 18:38:14 +08:00
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/**
|
|
|
|
* Current offset of the object in GTT space.
|
|
|
|
*
|
|
|
|
* This is the same as gtt_space->start
|
|
|
|
*/
|
|
|
|
uint32_t gtt_offset;
|
2009-09-14 23:50:26 +08:00
|
|
|
|
2010-11-12 21:53:37 +08:00
|
|
|
struct intel_ring_buffer *ring;
|
|
|
|
|
2012-04-17 22:31:27 +08:00
|
|
|
/** Breadcrumb of last rendering to the buffer. */
|
2012-07-20 19:41:01 +08:00
|
|
|
uint32_t last_read_seqno;
|
|
|
|
uint32_t last_write_seqno;
|
2010-11-12 21:53:37 +08:00
|
|
|
/** Breadcrumb of last fenced GPU access to the buffer. */
|
|
|
|
uint32_t last_fenced_seqno;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2010-05-13 17:49:44 +08:00
|
|
|
/** Current tiling stride for the object, if it's tiled. */
|
2008-11-13 02:03:55 +08:00
|
|
|
uint32_t stride;
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2009-03-13 07:56:27 +08:00
|
|
|
/** Record of address bit 17 of each page at last unbind. */
|
2010-06-06 22:40:22 +08:00
|
|
|
unsigned long *bit_17;
|
2009-03-13 07:56:27 +08:00
|
|
|
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
/** User space pin count and filp owning the pin */
|
|
|
|
uint32_t user_pin_count;
|
|
|
|
struct drm_file *pin_filp;
|
2008-12-30 18:31:46 +08:00
|
|
|
|
|
|
|
/** for phy allocated objects */
|
|
|
|
struct drm_i915_gem_phys_object *phys_obj;
|
2009-03-04 03:45:57 +08:00
|
|
|
|
2009-11-19 00:25:18 +08:00
|
|
|
/**
|
|
|
|
* Number of crtcs where this object is currently the fb, but
|
|
|
|
* will be page flipped away on the next vblank. When it
|
|
|
|
* reaches 0, dev_priv->pending_flip_queue will be woken up.
|
|
|
|
*/
|
|
|
|
atomic_t pending_flip;
|
2008-07-31 03:06:12 +08:00
|
|
|
};
|
|
|
|
|
2010-04-10 03:05:08 +08:00
|
|
|
#define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
|
2010-03-08 20:35:02 +08:00
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/**
|
|
|
|
* Request queue structure.
|
|
|
|
*
|
|
|
|
* The request queue allows us to note sequence numbers that have been emitted
|
|
|
|
* and may be associated with active buffers to be retired.
|
|
|
|
*
|
|
|
|
* By keeping this list, we can avoid having to do questionable
|
|
|
|
* sequence-number comparisons on buffer last_rendering_seqnos, and associate
|
|
|
|
* an emission time with seqnos for tracking how far ahead of the GPU we are.
|
|
|
|
*/
|
|
|
|
struct drm_i915_gem_request {
|
2010-05-21 09:08:56 +08:00
|
|
|
/** On Which ring this request was generated */
|
|
|
|
struct intel_ring_buffer *ring;
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/** GEM sequence number associated with this request. */
|
|
|
|
uint32_t seqno;
|
|
|
|
|
2012-02-15 19:25:36 +08:00
|
|
|
/** Postion in the ringbuffer of the end of the request */
|
|
|
|
u32 tail;
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/** Time at which this request was emitted, in jiffies. */
|
|
|
|
unsigned long emitted_jiffies;
|
|
|
|
|
2009-06-03 15:27:35 +08:00
|
|
|
/** global list entry for this request */
|
2008-07-31 03:06:12 +08:00
|
|
|
struct list_head list;
|
2009-06-03 15:27:35 +08:00
|
|
|
|
2010-09-24 23:02:42 +08:00
|
|
|
struct drm_i915_file_private *file_priv;
|
2009-06-03 15:27:35 +08:00
|
|
|
/** file_priv list entry for this request */
|
|
|
|
struct list_head client_list;
|
2008-07-31 03:06:12 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
struct drm_i915_file_private {
|
|
|
|
struct {
|
2010-09-26 18:03:27 +08:00
|
|
|
struct spinlock lock;
|
2009-06-03 15:27:35 +08:00
|
|
|
struct list_head request_list;
|
2008-07-31 03:06:12 +08:00
|
|
|
} mm;
|
2012-06-05 05:42:43 +08:00
|
|
|
struct idr context_idr;
|
2008-07-31 03:06:12 +08:00
|
|
|
};
|
|
|
|
|
2010-11-09 17:17:32 +08:00
|
|
|
#define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info)
|
|
|
|
|
|
|
|
#define IS_I830(dev) ((dev)->pci_device == 0x3577)
|
|
|
|
#define IS_845G(dev) ((dev)->pci_device == 0x2562)
|
|
|
|
#define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x)
|
|
|
|
#define IS_I865G(dev) ((dev)->pci_device == 0x2572)
|
|
|
|
#define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g)
|
|
|
|
#define IS_I915GM(dev) ((dev)->pci_device == 0x2592)
|
|
|
|
#define IS_I945G(dev) ((dev)->pci_device == 0x2772)
|
|
|
|
#define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm)
|
|
|
|
#define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater)
|
|
|
|
#define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline)
|
|
|
|
#define IS_GM45(dev) ((dev)->pci_device == 0x2A42)
|
|
|
|
#define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x)
|
|
|
|
#define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001)
|
|
|
|
#define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011)
|
|
|
|
#define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview)
|
|
|
|
#define IS_G33(dev) (INTEL_INFO(dev)->is_g33)
|
|
|
|
#define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042)
|
|
|
|
#define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046)
|
2011-04-29 05:33:09 +08:00
|
|
|
#define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge)
|
2012-03-29 04:39:21 +08:00
|
|
|
#define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview)
|
2012-03-29 23:32:18 +08:00
|
|
|
#define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell)
|
2010-11-09 17:17:32 +08:00
|
|
|
#define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile)
|
|
|
|
|
2011-04-07 03:11:14 +08:00
|
|
|
/*
|
|
|
|
* The genX designation typically refers to the render engine, so render
|
|
|
|
* capability related checks should use IS_GEN, while display and other checks
|
|
|
|
* have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
|
|
|
|
* chips, etc.).
|
|
|
|
*/
|
2010-11-09 17:17:32 +08:00
|
|
|
#define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2)
|
|
|
|
#define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3)
|
|
|
|
#define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4)
|
|
|
|
#define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5)
|
|
|
|
#define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6)
|
2011-04-07 03:11:14 +08:00
|
|
|
#define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7)
|
2010-11-09 17:17:32 +08:00
|
|
|
|
|
|
|
#define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring)
|
|
|
|
#define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring)
|
2012-01-18 00:43:53 +08:00
|
|
|
#define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc)
|
2010-11-09 17:17:32 +08:00
|
|
|
#define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws)
|
|
|
|
|
drm/i915: preliminary context support
Very basic code for context setup/destruction in the driver.
Adds the file i915_gem_context.c This file implements HW context
support. On gen5+ a HW context consists of an opaque GPU object which is
referenced at times of context saves and restores. With RC6 enabled,
the context is also referenced as the GPU enters and exists from RC6
(GPU has it's own internal power context, except on gen5). Though
something like a context does exist for the media ring, the code only
supports contexts for the render ring.
In software, there is a distinction between contexts created by the
user, and the default HW context. The default HW context is used by GPU
clients that do not request setup of their own hardware context. The
default context's state is never restored to help prevent programming
errors. This would happen if a client ran and piggy-backed off another
clients GPU state. The default context only exists to give the GPU some
offset to load as the current to invoke a save of the context we
actually care about. In fact, the code could likely be constructed,
albeit in a more complicated fashion, to never use the default context,
though that limits the driver's ability to swap out, and/or destroy
other contexts.
All other contexts are created as a request by the GPU client. These
contexts store GPU state, and thus allow GPU clients to not re-emit
state (and potentially query certain state) at any time. The kernel
driver makes certain that the appropriate commands are inserted.
There are 4 entry points into the contexts, init, fini, open, close.
The names are self-explanatory except that init can be called during
reset, and also during pm thaw/resume. As we expect our context to be
preserved across these events, we do not reinitialize in this case.
As Adam Jackson pointed out, The cutoff of 1MB where a HW context is
considered too big is arbitrary. The reason for this is even though
context sizes are increasing with every generation, they have yet to
eclipse even 32k. If we somehow read back way more than that, it
probably means BIOS has done something strange, or we're running on a
platform that wasn't designed for this.
v2: rename load/unload to init/fini (daniel)
remove ILK support for get_size() (indirectly daniel)
add HAS_HW_CONTEXTS macro to clarify supported platforms (daniel)
added comments (Ben)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
2012-06-05 05:42:42 +08:00
|
|
|
#define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6)
|
2012-06-16 02:55:23 +08:00
|
|
|
#define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >=6 && !IS_VALLEYVIEW(dev))
|
2012-02-10 00:15:46 +08:00
|
|
|
|
2010-11-09 03:18:58 +08:00
|
|
|
#define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay)
|
2010-11-09 17:17:32 +08:00
|
|
|
#define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical)
|
|
|
|
|
|
|
|
/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
|
|
|
|
* rows, which changed the alignment requirements and fence programming.
|
|
|
|
*/
|
|
|
|
#define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
|
|
|
|
IS_I915GM(dev)))
|
|
|
|
#define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev))
|
|
|
|
#define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev))
|
|
|
|
#define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev))
|
|
|
|
#define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev))
|
|
|
|
#define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv)
|
|
|
|
#define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug)
|
|
|
|
/* dsparb controlled by hw only */
|
|
|
|
#define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev))
|
|
|
|
|
|
|
|
#define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2)
|
|
|
|
#define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
|
|
|
|
#define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)
|
|
|
|
|
2011-04-07 03:15:08 +08:00
|
|
|
#define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5)
|
2010-11-09 17:17:32 +08:00
|
|
|
|
|
|
|
#define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type)
|
2012-03-29 23:32:20 +08:00
|
|
|
#define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT)
|
2010-11-09 17:17:32 +08:00
|
|
|
#define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)
|
|
|
|
#define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX)
|
2012-07-04 02:57:32 +08:00
|
|
|
#define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE)
|
2010-11-09 17:17:32 +08:00
|
|
|
|
2012-06-04 17:18:15 +08:00
|
|
|
#define HAS_FORCE_WAKE(dev) (INTEL_INFO(dev)->has_force_wake)
|
|
|
|
|
2012-07-25 11:47:32 +08:00
|
|
|
#define HAS_L3_GPU_CACHE(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
|
2012-07-25 11:47:31 +08:00
|
|
|
|
2012-09-08 10:43:39 +08:00
|
|
|
#define GT_FREQUENCY_MULTIPLIER 50
|
|
|
|
|
2010-11-09 03:18:58 +08:00
|
|
|
#include "i915_trace.h"
|
|
|
|
|
2012-03-23 22:57:18 +08:00
|
|
|
/**
|
|
|
|
* RC6 is a special power stage which allows the GPU to enter an very
|
|
|
|
* low-voltage mode when idle, using down to 0V while at this stage. This
|
|
|
|
* stage is entered automatically when the GPU is idle when RC6 support is
|
|
|
|
* enabled, and as soon as new workload arises GPU wakes up automatically as well.
|
|
|
|
*
|
|
|
|
* There are different RC6 modes available in Intel GPU, which differentiate
|
|
|
|
* among each other with the latency required to enter and leave RC6 and
|
|
|
|
* voltage consumed by the GPU in different states.
|
|
|
|
*
|
|
|
|
* The combination of the following flags define which states GPU is allowed
|
|
|
|
* to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and
|
|
|
|
* RC6pp is deepest RC6. Their support by hardware varies according to the
|
|
|
|
* GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one
|
|
|
|
* which brings the most power savings; deeper states save more power, but
|
|
|
|
* require higher latency to switch to and wake up.
|
|
|
|
*/
|
|
|
|
#define INTEL_RC6_ENABLE (1<<0)
|
|
|
|
#define INTEL_RC6p_ENABLE (1<<1)
|
|
|
|
#define INTEL_RC6pp_ENABLE (1<<2)
|
|
|
|
|
2007-09-03 10:06:45 +08:00
|
|
|
extern struct drm_ioctl_desc i915_ioctls[];
|
2005-09-30 16:37:36 +08:00
|
|
|
extern int i915_max_ioctl;
|
2011-07-14 05:38:17 +08:00
|
|
|
extern unsigned int i915_fbpercrtc __always_unused;
|
|
|
|
extern int i915_panel_ignore_lid __read_mostly;
|
|
|
|
extern unsigned int i915_powersave __read_mostly;
|
2011-12-10 09:16:37 +08:00
|
|
|
extern int i915_semaphores __read_mostly;
|
2011-07-14 05:38:17 +08:00
|
|
|
extern unsigned int i915_lvds_downclock __read_mostly;
|
2012-03-20 20:07:06 +08:00
|
|
|
extern int i915_lvds_channel_mode __read_mostly;
|
2011-11-10 01:57:50 +08:00
|
|
|
extern int i915_panel_use_ssc __read_mostly;
|
2011-07-14 05:38:17 +08:00
|
|
|
extern int i915_vbt_sdvo_panel_type __read_mostly;
|
2011-11-17 14:24:52 +08:00
|
|
|
extern int i915_enable_rc6 __read_mostly;
|
2011-11-10 01:57:50 +08:00
|
|
|
extern int i915_enable_fbc __read_mostly;
|
2011-07-14 05:38:17 +08:00
|
|
|
extern bool i915_enable_hangcheck __read_mostly;
|
2012-04-02 16:08:35 +08:00
|
|
|
extern int i915_enable_ppgtt __read_mostly;
|
2005-09-30 16:37:36 +08:00
|
|
|
|
2010-02-01 13:38:10 +08:00
|
|
|
extern int i915_suspend(struct drm_device *dev, pm_message_t state);
|
|
|
|
extern int i915_resume(struct drm_device *dev);
|
2008-11-28 12:22:24 +08:00
|
|
|
extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
|
|
|
|
extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/* i915_dma.c */
|
2012-04-27 05:28:09 +08:00
|
|
|
void i915_update_dri1_breadcrumb(struct drm_device *dev);
|
2007-07-11 13:53:27 +08:00
|
|
|
extern void i915_kernel_lost_context(struct drm_device * dev);
|
2005-11-10 19:16:34 +08:00
|
|
|
extern int i915_driver_load(struct drm_device *, unsigned long flags);
|
2007-11-22 12:14:14 +08:00
|
|
|
extern int i915_driver_unload(struct drm_device *);
|
2008-07-31 03:06:12 +08:00
|
|
|
extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
|
2007-07-11 13:53:27 +08:00
|
|
|
extern void i915_driver_lastclose(struct drm_device * dev);
|
2007-08-25 18:23:09 +08:00
|
|
|
extern void i915_driver_preclose(struct drm_device *dev,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-31 03:06:12 +08:00
|
|
|
extern void i915_driver_postclose(struct drm_device *dev,
|
|
|
|
struct drm_file *file_priv);
|
2007-07-11 13:53:27 +08:00
|
|
|
extern int i915_driver_device_is_agp(struct drm_device * dev);
|
2012-04-17 05:07:40 +08:00
|
|
|
#ifdef CONFIG_COMPAT
|
2006-01-02 17:14:23 +08:00
|
|
|
extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
|
|
|
|
unsigned long arg);
|
2012-04-17 05:07:40 +08:00
|
|
|
#endif
|
2008-07-31 03:06:12 +08:00
|
|
|
extern int i915_emit_box(struct drm_device *dev,
|
2010-11-30 22:10:25 +08:00
|
|
|
struct drm_clip_rect *box,
|
|
|
|
int DR1, int DR4);
|
2012-06-05 05:42:56 +08:00
|
|
|
extern int intel_gpu_reset(struct drm_device *dev);
|
2012-04-27 21:17:44 +08:00
|
|
|
extern int i915_reset(struct drm_device *dev);
|
2010-05-21 05:28:11 +08:00
|
|
|
extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
|
|
|
|
extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
|
|
|
|
extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
|
|
|
|
extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);
|
|
|
|
|
2008-05-07 10:15:39 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/* i915_irq.c */
|
2009-09-15 05:48:44 +08:00
|
|
|
void i915_hangcheck_elapsed(unsigned long data);
|
2010-11-11 09:16:58 +08:00
|
|
|
void i915_handle_error(struct drm_device *dev, bool wedged);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2011-06-29 04:00:41 +08:00
|
|
|
extern void intel_irq_init(struct drm_device *dev);
|
2012-07-02 22:51:02 +08:00
|
|
|
extern void intel_gt_init(struct drm_device *dev);
|
2011-04-07 03:13:38 +08:00
|
|
|
|
2012-04-27 21:17:39 +08:00
|
|
|
void i915_error_state_free(struct kref *error_ref);
|
|
|
|
|
2008-11-04 18:03:27 +08:00
|
|
|
void
|
|
|
|
i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
|
|
|
|
|
|
|
|
void
|
|
|
|
i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
|
|
|
|
|
2011-08-17 03:34:10 +08:00
|
|
|
void intel_enable_asle(struct drm_device *dev);
|
2009-10-28 13:10:00 +08:00
|
|
|
|
2010-08-19 15:19:30 +08:00
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
|
|
extern void i915_destroy_error_state(struct drm_device *dev);
|
|
|
|
#else
|
|
|
|
#define i915_destroy_error_state(x)
|
|
|
|
#endif
|
|
|
|
|
2008-11-04 18:03:27 +08:00
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/* i915_gem.c */
|
|
|
|
int i915_gem_init_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_create_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-11-13 02:03:55 +08:00
|
|
|
int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-31 03:06:12 +08:00
|
|
|
int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_execbuffer(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2009-12-18 11:05:42 +08:00
|
|
|
int i915_gem_execbuffer2(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-31 03:06:12 +08:00
|
|
|
int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2012-07-10 17:27:08 +08:00
|
|
|
int i915_gem_get_cacheing_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
|
|
|
int i915_gem_set_cacheing_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
2008-07-31 03:06:12 +08:00
|
|
|
int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2009-09-14 23:50:29 +08:00
|
|
|
int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-31 03:06:12 +08:00
|
|
|
int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_set_tiling(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
int i915_gem_get_tiling(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-10-23 12:40:13 +08:00
|
|
|
int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2012-05-25 06:03:10 +08:00
|
|
|
int i915_gem_wait_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file_priv);
|
2008-07-31 03:06:12 +08:00
|
|
|
void i915_gem_load(struct drm_device *dev);
|
|
|
|
int i915_gem_init_object(struct drm_gem_object *obj);
|
2012-06-07 22:38:42 +08:00
|
|
|
void i915_gem_object_init(struct drm_i915_gem_object *obj,
|
|
|
|
const struct drm_i915_gem_object_ops *ops);
|
2010-11-09 03:18:58 +08:00
|
|
|
struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev,
|
|
|
|
size_t size);
|
2008-07-31 03:06:12 +08:00
|
|
|
void i915_gem_free_object(struct drm_gem_object *obj);
|
2010-11-23 23:26:33 +08:00
|
|
|
int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj,
|
|
|
|
uint32_t alignment,
|
2012-08-11 22:41:04 +08:00
|
|
|
bool map_and_fenceable,
|
|
|
|
bool nonblocking);
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_object_unpin(struct drm_i915_gem_object *obj);
|
2010-11-23 23:26:33 +08:00
|
|
|
int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj);
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_release_mmap(struct drm_i915_gem_object *obj);
|
2008-07-31 03:06:12 +08:00
|
|
|
void i915_gem_lastclose(struct drm_device *dev);
|
2010-09-24 23:02:42 +08:00
|
|
|
|
2012-06-07 22:38:42 +08:00
|
|
|
int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj);
|
2012-06-01 22:20:22 +08:00
|
|
|
static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n)
|
|
|
|
{
|
|
|
|
struct scatterlist *sg = obj->pages->sgl;
|
|
|
|
while (n >= SG_MAX_SINGLE_ALLOC) {
|
|
|
|
sg = sg_chain_ptr(sg + SG_MAX_SINGLE_ALLOC - 1);
|
|
|
|
n -= SG_MAX_SINGLE_ALLOC - 1;
|
|
|
|
}
|
|
|
|
return sg_page(sg+n);
|
|
|
|
}
|
2012-09-05 04:02:54 +08:00
|
|
|
static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
BUG_ON(obj->pages == NULL);
|
|
|
|
obj->pages_pin_count++;
|
|
|
|
}
|
|
|
|
static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
BUG_ON(obj->pages_pin_count == 0);
|
|
|
|
obj->pages_pin_count--;
|
|
|
|
}
|
|
|
|
|
2010-11-26 02:00:26 +08:00
|
|
|
int __must_check i915_mutex_lock_interruptible(struct drm_device *dev);
|
2012-04-06 05:47:36 +08:00
|
|
|
int i915_gem_object_sync(struct drm_i915_gem_object *obj,
|
|
|
|
struct intel_ring_buffer *to);
|
2010-11-26 02:00:26 +08:00
|
|
|
void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj,
|
2010-12-04 19:30:53 +08:00
|
|
|
struct intel_ring_buffer *ring,
|
|
|
|
u32 seqno);
|
2010-11-26 02:00:26 +08:00
|
|
|
|
2011-02-07 10:16:14 +08:00
|
|
|
int i915_gem_dumb_create(struct drm_file *file_priv,
|
|
|
|
struct drm_device *dev,
|
|
|
|
struct drm_mode_create_dumb *args);
|
|
|
|
int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev,
|
|
|
|
uint32_t handle, uint64_t *offset);
|
|
|
|
int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev,
|
2011-08-17 03:34:10 +08:00
|
|
|
uint32_t handle);
|
2010-09-24 23:02:42 +08:00
|
|
|
/**
|
|
|
|
* Returns true if seq1 is later than seq2.
|
|
|
|
*/
|
|
|
|
static inline bool
|
|
|
|
i915_seqno_passed(uint32_t seq1, uint32_t seq2)
|
|
|
|
{
|
|
|
|
return (int32_t)(seq1 - seq2) >= 0;
|
|
|
|
}
|
|
|
|
|
2012-01-25 23:32:49 +08:00
|
|
|
u32 i915_gem_next_request_seqno(struct intel_ring_buffer *ring);
|
2010-11-26 02:00:26 +08:00
|
|
|
|
2012-04-17 22:31:24 +08:00
|
|
|
int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj);
|
2010-11-11 00:40:20 +08:00
|
|
|
int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj);
|
2010-11-23 23:26:33 +08:00
|
|
|
|
2012-03-22 23:10:00 +08:00
|
|
|
static inline bool
|
2011-12-14 20:57:08 +08:00
|
|
|
i915_gem_object_pin_fence(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
if (obj->fence_reg != I915_FENCE_REG_NONE) {
|
|
|
|
struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
|
|
|
|
dev_priv->fence_regs[obj->fence_reg].pin_count++;
|
2012-03-22 23:10:00 +08:00
|
|
|
return true;
|
|
|
|
} else
|
|
|
|
return false;
|
2011-12-14 20:57:08 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj)
|
|
|
|
{
|
|
|
|
if (obj->fence_reg != I915_FENCE_REG_NONE) {
|
|
|
|
struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
|
|
|
|
dev_priv->fence_regs[obj->fence_reg].pin_count--;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-07-24 06:18:49 +08:00
|
|
|
void i915_gem_retire_requests(struct drm_device *dev);
|
2012-02-15 19:25:36 +08:00
|
|
|
void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring);
|
drm/i915: non-interruptible sleeps can't handle -EAGAIN
So don't return -EAGAIN, even in the case of a gpu hang. Remap it to
-EIO instead. Note that this isn't really an issue with
interruptability, but more that we have quite a few codepaths (mostly
around kms stuff) that simply can't handle any errors and hence not
even -EAGAIN. Instead of adding proper failure paths so that we could
restart these ioctls we've opted for the cheap way out of sleeping
non-interruptibly. Which works everywhere but when the gpu dies,
which this patch fixes.
So essentially interruptible == false means 'wait for the gpu or die
trying'.'
This patch is a bit ugly because intel_ring_begin is all non-interruptible
and hence only returns -EIO. But as the comment in there says,
auditing all the callsites would be a pain.
To avoid duplicating code, reuse i915_gem_check_wedge in __wait_seqno
and intel_wait_ring_buffer. Also use the opportunity to clarify the
different cases in i915_gem_check_wedge a bit with comments.
v2: Don't access dev_priv->mm.interruptible from check_wedge - we
might not hold dev->struct_mutex, making this racy. Instead pass
interruptible in as a parameter. I've noticed this because I've hit a
BUG_ON(!mutex_is_locked) at the top of check_wedge. This has been
added in
commit b4aca0106c466b5a0329318203f65bac2d91b682
Author: Ben Widawsky <ben@bwidawsk.net>
Date: Wed Apr 25 20:50:12 2012 -0700
drm/i915: extract some common olr+wedge code
although that commit is missing any justification for this. I guess
it's just copy&paste, because the same commit add the same BUG_ON
check to check_olr, where it indeed makes sense.
But in check_wedge everything we access is protected by other means,
so this is superflous. And because it now gets in the way (we add a
new caller in __wait_seqno, which can be called without
dev->struct_mutext) let's just remove it.
v3: Group all the i915_gem_check_wedge refactoring into this patch, so
that this patch here is all about not returning -EAGAIN to callsites
that can't handle syscall restarting.
v4: Add clarification what interuptible == fales means in our code,
requested by Ben Widawsky.
v5: Fix EAGAIN mispell noticed by Chris Wilson.
Reviewed-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Tested-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-07-05 04:54:13 +08:00
|
|
|
int __must_check i915_gem_check_wedge(struct drm_i915_private *dev_priv,
|
|
|
|
bool interruptible);
|
2012-02-15 19:25:36 +08:00
|
|
|
|
2010-09-30 23:53:18 +08:00
|
|
|
void i915_gem_reset(struct drm_device *dev);
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_clflush_object(struct drm_i915_gem_object *obj);
|
2010-11-23 23:26:33 +08:00
|
|
|
int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj,
|
|
|
|
uint32_t read_domains,
|
|
|
|
uint32_t write_domain);
|
2011-04-14 05:04:09 +08:00
|
|
|
int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj);
|
2012-04-24 22:47:41 +08:00
|
|
|
int __must_check i915_gem_init(struct drm_device *dev);
|
2012-02-02 16:58:12 +08:00
|
|
|
int __must_check i915_gem_init_hw(struct drm_device *dev);
|
2012-05-26 07:56:24 +08:00
|
|
|
void i915_gem_l3_remap(struct drm_device *dev);
|
2012-02-02 16:58:12 +08:00
|
|
|
void i915_gem_init_swizzling(struct drm_device *dev);
|
2012-02-10 03:53:27 +08:00
|
|
|
void i915_gem_init_ppgtt(struct drm_device *dev);
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
|
2012-04-27 07:02:58 +08:00
|
|
|
int __must_check i915_gpu_idle(struct drm_device *dev);
|
2010-11-23 23:26:33 +08:00
|
|
|
int __must_check i915_gem_idle(struct drm_device *dev);
|
2012-07-20 19:40:59 +08:00
|
|
|
int i915_add_request(struct intel_ring_buffer *ring,
|
|
|
|
struct drm_file *file,
|
|
|
|
struct drm_i915_gem_request *request);
|
2012-05-25 06:03:11 +08:00
|
|
|
int __must_check i915_wait_seqno(struct intel_ring_buffer *ring,
|
|
|
|
uint32_t seqno);
|
2008-11-13 02:03:55 +08:00
|
|
|
int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
|
2010-11-23 23:26:33 +08:00
|
|
|
int __must_check
|
|
|
|
i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj,
|
|
|
|
bool write);
|
|
|
|
int __must_check
|
2012-03-26 16:10:27 +08:00
|
|
|
i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write);
|
|
|
|
int __must_check
|
2011-04-14 16:41:17 +08:00
|
|
|
i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
|
|
|
|
u32 alignment,
|
2010-11-23 23:26:33 +08:00
|
|
|
struct intel_ring_buffer *pipelined);
|
2008-12-30 18:31:46 +08:00
|
|
|
int i915_gem_attach_phys_object(struct drm_device *dev,
|
2010-11-09 03:18:58 +08:00
|
|
|
struct drm_i915_gem_object *obj,
|
2010-08-07 18:01:39 +08:00
|
|
|
int id,
|
|
|
|
int align);
|
2008-12-30 18:31:46 +08:00
|
|
|
void i915_gem_detach_phys_object(struct drm_device *dev,
|
2010-11-09 03:18:58 +08:00
|
|
|
struct drm_i915_gem_object *obj);
|
2008-12-30 18:31:46 +08:00
|
|
|
void i915_gem_free_all_phys_object(struct drm_device *dev);
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_release(struct drm_device *dev, struct drm_file *file);
|
2008-07-31 03:06:12 +08:00
|
|
|
|
2011-03-07 18:42:03 +08:00
|
|
|
uint32_t
|
2011-07-19 04:11:49 +08:00
|
|
|
i915_gem_get_unfenced_gtt_alignment(struct drm_device *dev,
|
|
|
|
uint32_t size,
|
|
|
|
int tiling_mode);
|
2011-03-07 18:42:03 +08:00
|
|
|
|
2011-04-04 16:44:39 +08:00
|
|
|
int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
|
|
|
|
enum i915_cache_level cache_level);
|
|
|
|
|
2012-05-10 21:25:09 +08:00
|
|
|
struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev,
|
|
|
|
struct dma_buf *dma_buf);
|
|
|
|
|
|
|
|
struct dma_buf *i915_gem_prime_export(struct drm_device *dev,
|
|
|
|
struct drm_gem_object *gem_obj, int flags);
|
|
|
|
|
drm/i915: preliminary context support
Very basic code for context setup/destruction in the driver.
Adds the file i915_gem_context.c This file implements HW context
support. On gen5+ a HW context consists of an opaque GPU object which is
referenced at times of context saves and restores. With RC6 enabled,
the context is also referenced as the GPU enters and exists from RC6
(GPU has it's own internal power context, except on gen5). Though
something like a context does exist for the media ring, the code only
supports contexts for the render ring.
In software, there is a distinction between contexts created by the
user, and the default HW context. The default HW context is used by GPU
clients that do not request setup of their own hardware context. The
default context's state is never restored to help prevent programming
errors. This would happen if a client ran and piggy-backed off another
clients GPU state. The default context only exists to give the GPU some
offset to load as the current to invoke a save of the context we
actually care about. In fact, the code could likely be constructed,
albeit in a more complicated fashion, to never use the default context,
though that limits the driver's ability to swap out, and/or destroy
other contexts.
All other contexts are created as a request by the GPU client. These
contexts store GPU state, and thus allow GPU clients to not re-emit
state (and potentially query certain state) at any time. The kernel
driver makes certain that the appropriate commands are inserted.
There are 4 entry points into the contexts, init, fini, open, close.
The names are self-explanatory except that init can be called during
reset, and also during pm thaw/resume. As we expect our context to be
preserved across these events, we do not reinitialize in this case.
As Adam Jackson pointed out, The cutoff of 1MB where a HW context is
considered too big is arbitrary. The reason for this is even though
context sizes are increasing with every generation, they have yet to
eclipse even 32k. If we somehow read back way more than that, it
probably means BIOS has done something strange, or we're running on a
platform that wasn't designed for this.
v2: rename load/unload to init/fini (daniel)
remove ILK support for get_size() (indirectly daniel)
add HAS_HW_CONTEXTS macro to clarify supported platforms (daniel)
added comments (Ben)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
2012-06-05 05:42:42 +08:00
|
|
|
/* i915_gem_context.c */
|
|
|
|
void i915_gem_context_init(struct drm_device *dev);
|
|
|
|
void i915_gem_context_fini(struct drm_device *dev);
|
|
|
|
void i915_gem_context_close(struct drm_device *dev, struct drm_file *file);
|
2012-06-05 05:42:46 +08:00
|
|
|
int i915_switch_context(struct intel_ring_buffer *ring,
|
|
|
|
struct drm_file *file, int to_id);
|
2012-06-05 05:42:54 +08:00
|
|
|
int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
|
|
|
int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
2012-05-10 21:25:09 +08:00
|
|
|
|
2010-11-06 05:23:30 +08:00
|
|
|
/* i915_gem_gtt.c */
|
2012-02-10 00:15:46 +08:00
|
|
|
int __must_check i915_gem_init_aliasing_ppgtt(struct drm_device *dev);
|
|
|
|
void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev);
|
2012-02-10 00:15:47 +08:00
|
|
|
void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt,
|
|
|
|
struct drm_i915_gem_object *obj,
|
|
|
|
enum i915_cache_level cache_level);
|
|
|
|
void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt,
|
|
|
|
struct drm_i915_gem_object *obj);
|
2012-02-10 00:15:46 +08:00
|
|
|
|
2010-11-06 05:23:30 +08:00
|
|
|
void i915_gem_restore_gtt_mappings(struct drm_device *dev);
|
2012-02-16 06:50:21 +08:00
|
|
|
int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj);
|
|
|
|
void i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj,
|
2011-04-04 16:44:39 +08:00
|
|
|
enum i915_cache_level cache_level);
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj);
|
2012-02-16 06:50:21 +08:00
|
|
|
void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj);
|
2012-03-26 15:45:40 +08:00
|
|
|
void i915_gem_init_global_gtt(struct drm_device *dev,
|
|
|
|
unsigned long start,
|
|
|
|
unsigned long mappable_end,
|
|
|
|
unsigned long end);
|
2010-11-06 05:23:30 +08:00
|
|
|
|
2010-08-07 18:01:23 +08:00
|
|
|
/* i915_gem_evict.c */
|
2010-11-23 23:26:33 +08:00
|
|
|
int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size,
|
2012-07-26 18:49:32 +08:00
|
|
|
unsigned alignment,
|
|
|
|
unsigned cache_level,
|
2012-08-11 22:41:04 +08:00
|
|
|
bool mappable,
|
|
|
|
bool nonblock);
|
drm/i915: Track unbound pages
When dealing with a working set larger than the GATT, or even the
mappable aperture when touching through the GTT, we end up with evicting
objects only to rebind them at a new offset again later. Moving an
object into and out of the GTT requires clflushing the pages, thus
causing a double-clflush penalty for rebinding.
To avoid having to clflush on rebinding, we can track the pages as they
are evicted from the GTT and only relinquish those pages on memory
pressure.
As usual, if it were not for the handling of out-of-memory condition and
having to manually shrink our own bo caches, it would be a net reduction
of code. Alas.
Note: The patch also contains a few changes to the last-hope
evict_everything logic in i916_gem_execbuffer.c - we no longer try to
only evict the purgeable stuff in a first try (since that's superflous
and only helps in OOM corner-cases, not fragmented-gtt trashing
situations).
Also, the extraction of the get_pages retry loop from bind_to_gtt (and
other callsites) to get_pages should imo have been a separate patch.
v2: Ditch the newly added put_pages (for unbound objects only) in
i915_gem_reset. A quick irc discussion hasn't revealed any important
reason for this, so if we need this, I'd like to have a git blame'able
explanation for it.
v3: Undo the s/drm_malloc_ab/kmalloc/ in get_pages that Chris noticed.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
[danvet: Split out code movements and rant a bit in the commit message
with a few Notes. Done v2]
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-08-20 17:40:46 +08:00
|
|
|
int i915_gem_evict_everything(struct drm_device *dev);
|
2010-08-07 18:01:23 +08:00
|
|
|
|
2012-04-24 22:47:39 +08:00
|
|
|
/* i915_gem_stolen.c */
|
|
|
|
int i915_gem_init_stolen(struct drm_device *dev);
|
|
|
|
void i915_gem_cleanup_stolen(struct drm_device *dev);
|
|
|
|
|
2008-07-31 03:06:12 +08:00
|
|
|
/* i915_gem_tiling.c */
|
|
|
|
void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj);
|
|
|
|
void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj);
|
2008-07-31 03:06:12 +08:00
|
|
|
|
|
|
|
/* i915_gem_debug.c */
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len,
|
2008-07-31 03:06:12 +08:00
|
|
|
const char *where, uint32_t mark);
|
2010-09-29 23:10:57 +08:00
|
|
|
#if WATCH_LISTS
|
|
|
|
int i915_verify_lists(struct drm_device *dev);
|
2008-07-31 03:06:12 +08:00
|
|
|
#else
|
2010-09-29 23:10:57 +08:00
|
|
|
#define i915_verify_lists(dev) 0
|
2008-07-31 03:06:12 +08:00
|
|
|
#endif
|
2010-11-09 03:18:58 +08:00
|
|
|
void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj,
|
|
|
|
int handle);
|
|
|
|
void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len,
|
2008-07-31 03:06:12 +08:00
|
|
|
const char *where, uint32_t mark);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2009-02-18 09:08:50 +08:00
|
|
|
/* i915_debugfs.c */
|
2009-07-02 10:26:52 +08:00
|
|
|
int i915_debugfs_init(struct drm_minor *minor);
|
|
|
|
void i915_debugfs_cleanup(struct drm_minor *minor);
|
2009-02-18 09:08:50 +08:00
|
|
|
|
2008-08-26 06:11:06 +08:00
|
|
|
/* i915_suspend.c */
|
|
|
|
extern int i915_save_state(struct drm_device *dev);
|
|
|
|
extern int i915_restore_state(struct drm_device *dev);
|
2008-10-01 03:14:26 +08:00
|
|
|
|
|
|
|
/* i915_suspend.c */
|
|
|
|
extern int i915_save_state(struct drm_device *dev);
|
|
|
|
extern int i915_restore_state(struct drm_device *dev);
|
2008-08-26 06:11:06 +08:00
|
|
|
|
2012-04-11 12:17:01 +08:00
|
|
|
/* i915_sysfs.c */
|
|
|
|
void i915_setup_sysfs(struct drm_device *dev_priv);
|
|
|
|
void i915_teardown_sysfs(struct drm_device *dev_priv);
|
|
|
|
|
2010-07-21 06:44:45 +08:00
|
|
|
/* intel_i2c.c */
|
|
|
|
extern int intel_setup_gmbus(struct drm_device *dev);
|
|
|
|
extern void intel_teardown_gmbus(struct drm_device *dev);
|
2012-03-28 02:36:14 +08:00
|
|
|
extern inline bool intel_gmbus_is_port_valid(unsigned port)
|
|
|
|
{
|
2012-03-28 02:36:15 +08:00
|
|
|
return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD);
|
2012-03-28 02:36:14 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
extern struct i2c_adapter *intel_gmbus_get_adapter(
|
|
|
|
struct drm_i915_private *dev_priv, unsigned port);
|
2010-09-24 19:52:03 +08:00
|
|
|
extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
|
|
|
|
extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
|
2010-09-28 23:41:32 +08:00
|
|
|
extern inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)
|
|
|
|
{
|
|
|
|
return container_of(adapter, struct intel_gmbus, adapter)->force_bit;
|
|
|
|
}
|
2010-07-21 06:44:45 +08:00
|
|
|
extern void intel_i2c_reset(struct drm_device *dev);
|
|
|
|
|
2010-08-24 16:02:58 +08:00
|
|
|
/* intel_opregion.c */
|
2010-08-19 23:09:23 +08:00
|
|
|
extern int intel_opregion_setup(struct drm_device *dev);
|
|
|
|
#ifdef CONFIG_ACPI
|
|
|
|
extern void intel_opregion_init(struct drm_device *dev);
|
|
|
|
extern void intel_opregion_fini(struct drm_device *dev);
|
2010-08-24 16:02:58 +08:00
|
|
|
extern void intel_opregion_asle_intr(struct drm_device *dev);
|
|
|
|
extern void intel_opregion_gse_intr(struct drm_device *dev);
|
|
|
|
extern void intel_opregion_enable_asle(struct drm_device *dev);
|
2008-10-25 05:18:10 +08:00
|
|
|
#else
|
2010-08-19 23:09:23 +08:00
|
|
|
static inline void intel_opregion_init(struct drm_device *dev) { return; }
|
|
|
|
static inline void intel_opregion_fini(struct drm_device *dev) { return; }
|
2010-08-24 16:02:58 +08:00
|
|
|
static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; }
|
|
|
|
static inline void intel_opregion_gse_intr(struct drm_device *dev) { return; }
|
|
|
|
static inline void intel_opregion_enable_asle(struct drm_device *dev) { return; }
|
2008-10-25 05:18:10 +08:00
|
|
|
#endif
|
2008-08-06 02:37:25 +08:00
|
|
|
|
2010-10-08 07:01:13 +08:00
|
|
|
/* intel_acpi.c */
|
|
|
|
#ifdef CONFIG_ACPI
|
|
|
|
extern void intel_register_dsm_handler(void);
|
|
|
|
extern void intel_unregister_dsm_handler(void);
|
|
|
|
#else
|
|
|
|
static inline void intel_register_dsm_handler(void) { return; }
|
|
|
|
static inline void intel_unregister_dsm_handler(void) { return; }
|
|
|
|
#endif /* CONFIG_ACPI */
|
|
|
|
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
/* modesetting */
|
2012-04-10 21:50:11 +08:00
|
|
|
extern void intel_modeset_init_hw(struct drm_device *dev);
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
extern void intel_modeset_init(struct drm_device *dev);
|
2011-03-29 17:40:27 +08:00
|
|
|
extern void intel_modeset_gem_init(struct drm_device *dev);
|
DRM: i915: add mode setting support
This commit adds i915 driver support for the DRM mode setting APIs.
Currently, VGA, LVDS, SDVO DVI & VGA, TV and DVO LVDS outputs are
supported. HDMI, DisplayPort and additional SDVO output support will
follow.
Support for the mode setting code is controlled by the new 'modeset'
module option. A new config option, CONFIG_DRM_I915_KMS controls the
default behavior, and whether a PCI ID list is built into the module for
use by user level module utilities.
Note that if mode setting is enabled, user level drivers that access
display registers directly or that don't use the kernel graphics memory
manager will likely corrupt kernel graphics memory, disrupt output
configuration (possibly leading to hangs and/or blank displays), and
prevent panic/oops messages from appearing. So use caution when
enabling this code; be sure your user level code supports the new
interfaces.
A new SysRq key, 'g', provides emergency support for switching back to
the kernel's framebuffer console; which is useful for testing.
Co-authors: Dave Airlie <airlied@linux.ie>, Hong Liu <hong.liu@intel.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-off-by: Eric Anholt <eric@anholt.net>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2008-11-08 06:24:08 +08:00
|
|
|
extern void intel_modeset_cleanup(struct drm_device *dev);
|
2009-09-21 12:33:58 +08:00
|
|
|
extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
|
drm/i915: read out the modeset hw state at load and resume time
... instead of resetting a few things and hoping that this will work
out.
To properly disable the output pipelines at the initial modeset after
resume or boot up we need to have an accurate picture of which outputs
are enabled and connected to which crtcs. Otherwise we risk disabling
things at the wrong time, which can lead to hangs (or at least royally
confused panels), both requiring a walk to the reset button to fix.
Hence read out the hw state with the freshly introduce get_hw_state
functions and then sanitize it afterwards.
For a full modeset readout (which would allow us to avoid the initial
modeset at boot up) a few things are still missing:
- Reading out the mode from the pipe, especially the dotclock
computation is quite some fun.
- Reading out the parameters for the stolen memory framebuffer and
wrapping it up.
- Reading out the pch pll connections - luckily the disable code
simply bails out if the crtc doesn't have a pch pll attached (even
for configurations that would need one).
This patch here turned up tons of smelly stuff around resume: We
restore tons of register in seemingly random way (well, not quite, but
we're not too careful either), which leaves the hw in a rather
ill-defined state: E.g. the port registers are sometimes
unconditionally restore (lvds, crt), leaving us with an active
encoder/connector but no active pipe connected to it. Luckily the hw
state sanitizer detects this madness and fixes things up a bit.
v2: When checking whether an encoder with active connectors has a crtc
wire up to it, check for both the crtc _and_ it's active state.
v3:
- Extract intel_sanitize_encoder.
- Manually disable active encoders without an active pipe.
v4: Correclty fix up the pipe<->plane mapping on machines where we
switch pipes/planes. Noticed by Chris Wilson, who also provided the
fixup.
v5: Spelling fix in a comment, noticed by Paulo Zanoni
Reviewed-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Signed-Off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-07-03 02:28:59 +08:00
|
|
|
extern void intel_modeset_setup_hw_state(struct drm_device *dev);
|
2010-04-23 23:17:39 +08:00
|
|
|
extern bool intel_fbc_enabled(struct drm_device *dev);
|
2011-07-08 19:22:36 +08:00
|
|
|
extern void intel_disable_fbc(struct drm_device *dev);
|
2010-05-21 05:28:11 +08:00
|
|
|
extern bool ironlake_set_drps(struct drm_device *dev, u8 val);
|
2011-09-27 13:24:57 +08:00
|
|
|
extern void ironlake_init_pch_refclk(struct drm_device *dev);
|
2010-12-18 06:19:02 +08:00
|
|
|
extern void gen6_set_rps(struct drm_device *dev, u8 val);
|
2011-08-17 03:34:10 +08:00
|
|
|
extern void intel_detect_pch(struct drm_device *dev);
|
|
|
|
extern int intel_trans_dp_port_sel(struct drm_crtc *crtc);
|
2012-04-11 12:17:01 +08:00
|
|
|
extern int intel_enable_rc6(const struct drm_device *dev);
|
2010-04-07 16:15:53 +08:00
|
|
|
|
2012-04-06 05:47:36 +08:00
|
|
|
extern bool i915_semaphore_is_enabled(struct drm_device *dev);
|
2012-07-13 02:01:05 +08:00
|
|
|
int i915_reg_read_ioctl(struct drm_device *dev, void *data,
|
|
|
|
struct drm_file *file);
|
2012-03-29 04:39:37 +08:00
|
|
|
|
2010-08-05 03:26:07 +08:00
|
|
|
/* overlay */
|
2010-08-19 15:19:30 +08:00
|
|
|
#ifdef CONFIG_DEBUG_FS
|
2010-08-05 03:26:07 +08:00
|
|
|
extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev);
|
|
|
|
extern void intel_overlay_print_error_state(struct seq_file *m, struct intel_overlay_error_state *error);
|
2010-11-21 21:12:35 +08:00
|
|
|
|
|
|
|
extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev);
|
|
|
|
extern void intel_display_print_error_state(struct seq_file *m,
|
|
|
|
struct drm_device *dev,
|
|
|
|
struct intel_display_error_state *error);
|
2010-08-19 15:19:30 +08:00
|
|
|
#endif
|
2010-08-05 03:26:07 +08:00
|
|
|
|
2011-04-26 02:22:22 +08:00
|
|
|
/* On SNB platform, before reading ring registers forcewake bit
|
|
|
|
* must be set to prevent GT core from power down and stale values being
|
|
|
|
* returned.
|
|
|
|
*/
|
2011-04-26 02:23:07 +08:00
|
|
|
void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv);
|
|
|
|
void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv);
|
2012-02-09 17:15:20 +08:00
|
|
|
int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv);
|
2011-04-26 02:22:22 +08:00
|
|
|
|
2010-11-22 17:24:22 +08:00
|
|
|
#define __i915_read(x, y) \
|
2011-10-14 07:08:51 +08:00
|
|
|
u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg);
|
2011-04-26 02:23:07 +08:00
|
|
|
|
2010-11-22 17:24:22 +08:00
|
|
|
__i915_read(8, b)
|
|
|
|
__i915_read(16, w)
|
|
|
|
__i915_read(32, l)
|
|
|
|
__i915_read(64, q)
|
|
|
|
#undef __i915_read
|
|
|
|
|
|
|
|
#define __i915_write(x, y) \
|
2011-10-14 07:08:51 +08:00
|
|
|
void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val);
|
|
|
|
|
2010-11-22 17:24:22 +08:00
|
|
|
__i915_write(8, b)
|
|
|
|
__i915_write(16, w)
|
|
|
|
__i915_write(32, l)
|
|
|
|
__i915_write(64, q)
|
|
|
|
#undef __i915_write
|
|
|
|
|
|
|
|
#define I915_READ8(reg) i915_read8(dev_priv, (reg))
|
|
|
|
#define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val))
|
|
|
|
|
|
|
|
#define I915_READ16(reg) i915_read16(dev_priv, (reg))
|
|
|
|
#define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val))
|
|
|
|
#define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg))
|
|
|
|
#define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg))
|
|
|
|
|
|
|
|
#define I915_READ(reg) i915_read32(dev_priv, (reg))
|
|
|
|
#define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val))
|
2010-11-09 17:17:32 +08:00
|
|
|
#define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg))
|
|
|
|
#define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg))
|
2010-11-22 17:24:22 +08:00
|
|
|
|
|
|
|
#define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val))
|
|
|
|
#define I915_READ64(reg) i915_read64(dev_priv, (reg))
|
2010-11-09 17:17:32 +08:00
|
|
|
|
|
|
|
#define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg)
|
|
|
|
#define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg)
|
|
|
|
|
2010-11-08 17:09:41 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
#endif
|