2005-09-08 00:20:27 +08:00
|
|
|
/*
|
2008-08-05 23:14:15 +08:00
|
|
|
* arch/arm/plat-omap/include/mach/dmtimer.h
|
2005-09-08 00:20:27 +08:00
|
|
|
*
|
|
|
|
|
* OMAP Dual-Mode Timers
|
|
|
|
|
*
|
2011-02-23 15:14:04 +08:00
|
|
|
* Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com/
|
|
|
|
|
* Tarun Kanti DebBarma <tarun.kanti@ti.com>
|
|
|
|
|
* Thara Gopinath <thara@ti.com>
|
|
|
|
|
*
|
|
|
|
|
* Platform device conversion and hwmod support.
|
|
|
|
|
*
|
2005-09-08 00:20:27 +08:00
|
|
|
* Copyright (C) 2005 Nokia Corporation
|
|
|
|
|
* Author: Lauri Leukkunen <lauri.leukkunen@nokia.com>
|
2006-06-27 07:16:12 +08:00
|
|
|
* PWM and clock framwork support by Timo Teras.
|
2005-09-08 00:20:27 +08:00
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
|
* option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* THIS SOFTWARE IS PROVIDED ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
|
|
|
|
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
|
|
|
|
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN
|
|
|
|
|
* NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
|
|
|
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
|
|
|
* ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
|
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
|
|
|
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
|
*/
|
|
|
|
|
|
2006-06-27 07:16:12 +08:00
|
|
|
#ifndef __ASM_ARCH_DMTIMER_H
|
|
|
|
|
#define __ASM_ARCH_DMTIMER_H
|
2005-09-08 00:20:27 +08:00
|
|
|
|
2006-06-27 07:16:12 +08:00
|
|
|
/* clock sources */
|
|
|
|
|
#define OMAP_TIMER_SRC_SYS_CLK 0x00
|
|
|
|
|
#define OMAP_TIMER_SRC_32_KHZ 0x01
|
|
|
|
|
#define OMAP_TIMER_SRC_EXT_CLK 0x02
|
2005-09-08 00:20:27 +08:00
|
|
|
|
2006-06-27 07:16:12 +08:00
|
|
|
/* timer interrupt enable bits */
|
|
|
|
|
#define OMAP_TIMER_INT_CAPTURE (1 << 2)
|
|
|
|
|
#define OMAP_TIMER_INT_OVERFLOW (1 << 1)
|
|
|
|
|
#define OMAP_TIMER_INT_MATCH (1 << 0)
|
2005-09-08 00:20:27 +08:00
|
|
|
|
2006-06-27 07:16:12 +08:00
|
|
|
/* trigger types */
|
|
|
|
|
#define OMAP_TIMER_TRIGGER_NONE 0x00
|
|
|
|
|
#define OMAP_TIMER_TRIGGER_OVERFLOW 0x01
|
|
|
|
|
#define OMAP_TIMER_TRIGGER_OVERFLOW_AND_COMPARE 0x02
|
2005-09-08 00:20:27 +08:00
|
|
|
|
2011-02-23 15:14:04 +08:00
|
|
|
/*
|
|
|
|
|
* IP revision identifier so that Highlander IP
|
|
|
|
|
* in OMAP4 can be distinguished.
|
|
|
|
|
*/
|
|
|
|
|
#define OMAP_TIMER_IP_VERSION_1 0x1
|
2006-06-27 07:16:12 +08:00
|
|
|
struct omap_dm_timer;
|
2010-10-09 00:56:37 +08:00
|
|
|
extern struct omap_dm_timer *gptimer_wakeup;
|
2006-06-27 07:16:12 +08:00
|
|
|
struct clk;
|
2005-09-08 00:20:27 +08:00
|
|
|
|
2006-06-27 07:16:12 +08:00
|
|
|
int omap_dm_timer_init(void);
|
2005-09-08 00:20:27 +08:00
|
|
|
|
2006-06-27 07:16:12 +08:00
|
|
|
struct omap_dm_timer *omap_dm_timer_request(void);
|
|
|
|
|
struct omap_dm_timer *omap_dm_timer_request_specific(int timer_id);
|
2005-09-08 00:20:27 +08:00
|
|
|
void omap_dm_timer_free(struct omap_dm_timer *timer);
|
2006-09-25 17:41:42 +08:00
|
|
|
void omap_dm_timer_enable(struct omap_dm_timer *timer);
|
|
|
|
|
void omap_dm_timer_disable(struct omap_dm_timer *timer);
|
2005-09-08 00:20:27 +08:00
|
|
|
|
2006-06-27 07:16:12 +08:00
|
|
|
int omap_dm_timer_get_irq(struct omap_dm_timer *timer);
|
|
|
|
|
|
|
|
|
|
u32 omap_dm_timer_modify_idlect_mask(u32 inputmask);
|
|
|
|
|
struct clk *omap_dm_timer_get_fclk(struct omap_dm_timer *timer);
|
2005-09-08 00:20:27 +08:00
|
|
|
|
|
|
|
|
void omap_dm_timer_trigger(struct omap_dm_timer *timer);
|
|
|
|
|
void omap_dm_timer_start(struct omap_dm_timer *timer);
|
|
|
|
|
void omap_dm_timer_stop(struct omap_dm_timer *timer);
|
|
|
|
|
|
OMAP2/3 GPTIMER: allow system tick GPTIMER to be changed in board-*.c files
Add a function omap2_gp_clockevent_set_gptimer() for board-*.c files
to use in .init_irq functions to configure the system tick GPTIMER.
Practical choices at this point are GPTIMER1 or GPTIMER12. Both of
these timers are in the WKUP powerdomain, and so are unaffected by
chip power management. GPTIMER1 can use sys_clk as a source, for
applications where a high-resolution timer is more important than
power management. GPTIMER12 has the special property that it has the
secure 32kHz oscillator as its source clock, which may be less prone
to glitches than the off-chip 32kHz oscillator. But on HS devices, it
may not be available for Linux use.
It appears that most boards are fine with GPTIMER1, but BeagleBoard
should use GPTIMER12 when using a 32KiHz timer source, due to hardware bugs
in revisions B4 and below. Modify board-omap3beagle.c to use GPTIMER12.
This patch originally used a Kbuild config option to select the GPTIMER,
but was changed to allow this to be specified in board-*.c files, per
Tony's request.
Kalle Vallo <kalle.valo@nokia.com> found a bug in an earlier version of
this patch - thanks Kalle.
Tested on Beagle rev B4 ES2.1, with and without CONFIG_OMAP_32K_TIMER, and
3430SDP.
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
Cc: Kalle Valo <kalle.valo@nokia.com>
2009-04-24 11:11:10 +08:00
|
|
|
int omap_dm_timer_set_source(struct omap_dm_timer *timer, int source);
|
2006-06-27 07:16:12 +08:00
|
|
|
void omap_dm_timer_set_load(struct omap_dm_timer *timer, int autoreload, unsigned int value);
|
2008-07-03 17:24:30 +08:00
|
|
|
void omap_dm_timer_set_load_start(struct omap_dm_timer *timer, int autoreload, unsigned int value);
|
2006-06-27 07:16:12 +08:00
|
|
|
void omap_dm_timer_set_match(struct omap_dm_timer *timer, int enable, unsigned int match);
|
|
|
|
|
void omap_dm_timer_set_pwm(struct omap_dm_timer *timer, int def_on, int toggle, int trigger);
|
|
|
|
|
void omap_dm_timer_set_prescaler(struct omap_dm_timer *timer, int prescaler);
|
|
|
|
|
|
|
|
|
|
void omap_dm_timer_set_int_enable(struct omap_dm_timer *timer, unsigned int value);
|
2005-09-08 00:20:27 +08:00
|
|
|
|
|
|
|
|
unsigned int omap_dm_timer_read_status(struct omap_dm_timer *timer);
|
|
|
|
|
void omap_dm_timer_write_status(struct omap_dm_timer *timer, unsigned int value);
|
|
|
|
|
unsigned int omap_dm_timer_read_counter(struct omap_dm_timer *timer);
|
2006-06-27 07:16:23 +08:00
|
|
|
void omap_dm_timer_write_counter(struct omap_dm_timer *timer, unsigned int value);
|
2005-09-08 00:20:27 +08:00
|
|
|
|
|
|
|
|
int omap_dm_timers_active(void);
|
|
|
|
|
|
2011-03-30 06:54:48 +08:00
|
|
|
/*
|
|
|
|
|
* Do not use the defines below, they are not needed. They should be only
|
|
|
|
|
* used by dmtimer.c and sys_timer related code.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* register offsets */
|
|
|
|
|
#define _OMAP_TIMER_ID_OFFSET 0x00
|
|
|
|
|
#define _OMAP_TIMER_OCP_CFG_OFFSET 0x10
|
|
|
|
|
#define _OMAP_TIMER_SYS_STAT_OFFSET 0x14
|
|
|
|
|
#define _OMAP_TIMER_STAT_OFFSET 0x18
|
|
|
|
|
#define _OMAP_TIMER_INT_EN_OFFSET 0x1c
|
|
|
|
|
#define _OMAP_TIMER_WAKEUP_EN_OFFSET 0x20
|
|
|
|
|
#define _OMAP_TIMER_CTRL_OFFSET 0x24
|
|
|
|
|
#define OMAP_TIMER_CTRL_GPOCFG (1 << 14)
|
|
|
|
|
#define OMAP_TIMER_CTRL_CAPTMODE (1 << 13)
|
|
|
|
|
#define OMAP_TIMER_CTRL_PT (1 << 12)
|
|
|
|
|
#define OMAP_TIMER_CTRL_TCM_LOWTOHIGH (0x1 << 8)
|
|
|
|
|
#define OMAP_TIMER_CTRL_TCM_HIGHTOLOW (0x2 << 8)
|
|
|
|
|
#define OMAP_TIMER_CTRL_TCM_BOTHEDGES (0x3 << 8)
|
|
|
|
|
#define OMAP_TIMER_CTRL_SCPWM (1 << 7)
|
|
|
|
|
#define OMAP_TIMER_CTRL_CE (1 << 6) /* compare enable */
|
|
|
|
|
#define OMAP_TIMER_CTRL_PRE (1 << 5) /* prescaler enable */
|
|
|
|
|
#define OMAP_TIMER_CTRL_PTV_SHIFT 2 /* prescaler value shift */
|
|
|
|
|
#define OMAP_TIMER_CTRL_POSTED (1 << 2)
|
|
|
|
|
#define OMAP_TIMER_CTRL_AR (1 << 1) /* auto-reload enable */
|
|
|
|
|
#define OMAP_TIMER_CTRL_ST (1 << 0) /* start timer */
|
|
|
|
|
#define _OMAP_TIMER_COUNTER_OFFSET 0x28
|
|
|
|
|
#define _OMAP_TIMER_LOAD_OFFSET 0x2c
|
|
|
|
|
#define _OMAP_TIMER_TRIGGER_OFFSET 0x30
|
|
|
|
|
#define _OMAP_TIMER_WRITE_PEND_OFFSET 0x34
|
|
|
|
|
#define WP_NONE 0 /* no write pending bit */
|
|
|
|
|
#define WP_TCLR (1 << 0)
|
|
|
|
|
#define WP_TCRR (1 << 1)
|
|
|
|
|
#define WP_TLDR (1 << 2)
|
|
|
|
|
#define WP_TTGR (1 << 3)
|
|
|
|
|
#define WP_TMAR (1 << 4)
|
|
|
|
|
#define WP_TPIR (1 << 5)
|
|
|
|
|
#define WP_TNIR (1 << 6)
|
|
|
|
|
#define WP_TCVR (1 << 7)
|
|
|
|
|
#define WP_TOCR (1 << 8)
|
|
|
|
|
#define WP_TOWR (1 << 9)
|
|
|
|
|
#define _OMAP_TIMER_MATCH_OFFSET 0x38
|
|
|
|
|
#define _OMAP_TIMER_CAPTURE_OFFSET 0x3c
|
|
|
|
|
#define _OMAP_TIMER_IF_CTRL_OFFSET 0x40
|
|
|
|
|
#define _OMAP_TIMER_CAPTURE2_OFFSET 0x44 /* TCAR2, 34xx only */
|
|
|
|
|
#define _OMAP_TIMER_TICK_POS_OFFSET 0x48 /* TPIR, 34xx only */
|
|
|
|
|
#define _OMAP_TIMER_TICK_NEG_OFFSET 0x4c /* TNIR, 34xx only */
|
|
|
|
|
#define _OMAP_TIMER_TICK_COUNT_OFFSET 0x50 /* TCVR, 34xx only */
|
|
|
|
|
#define _OMAP_TIMER_TICK_INT_MASK_SET_OFFSET 0x54 /* TOCR, 34xx only */
|
|
|
|
|
#define _OMAP_TIMER_TICK_INT_MASK_COUNT_OFFSET 0x58 /* TOWR, 34xx only */
|
|
|
|
|
|
|
|
|
|
/* register offsets with the write pending bit encoded */
|
|
|
|
|
#define WPSHIFT 16
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_ID_REG (_OMAP_TIMER_ID_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_OCP_CFG_REG (_OMAP_TIMER_OCP_CFG_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_SYS_STAT_REG (_OMAP_TIMER_SYS_STAT_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_STAT_REG (_OMAP_TIMER_STAT_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_INT_EN_REG (_OMAP_TIMER_INT_EN_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_WAKEUP_EN_REG (_OMAP_TIMER_WAKEUP_EN_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_CTRL_REG (_OMAP_TIMER_CTRL_OFFSET \
|
|
|
|
|
| (WP_TCLR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_COUNTER_REG (_OMAP_TIMER_COUNTER_OFFSET \
|
|
|
|
|
| (WP_TCRR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_LOAD_REG (_OMAP_TIMER_LOAD_OFFSET \
|
|
|
|
|
| (WP_TLDR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_TRIGGER_REG (_OMAP_TIMER_TRIGGER_OFFSET \
|
|
|
|
|
| (WP_TTGR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_WRITE_PEND_REG (_OMAP_TIMER_WRITE_PEND_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_MATCH_REG (_OMAP_TIMER_MATCH_OFFSET \
|
|
|
|
|
| (WP_TMAR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_CAPTURE_REG (_OMAP_TIMER_CAPTURE_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_IF_CTRL_REG (_OMAP_TIMER_IF_CTRL_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_CAPTURE2_REG (_OMAP_TIMER_CAPTURE2_OFFSET \
|
|
|
|
|
| (WP_NONE << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_TICK_POS_REG (_OMAP_TIMER_TICK_POS_OFFSET \
|
|
|
|
|
| (WP_TPIR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_TICK_NEG_REG (_OMAP_TIMER_TICK_NEG_OFFSET \
|
|
|
|
|
| (WP_TNIR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_TICK_COUNT_REG (_OMAP_TIMER_TICK_COUNT_OFFSET \
|
|
|
|
|
| (WP_TCVR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_TICK_INT_MASK_SET_REG \
|
|
|
|
|
(_OMAP_TIMER_TICK_INT_MASK_SET_OFFSET | (WP_TOCR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
#define OMAP_TIMER_TICK_INT_MASK_COUNT_REG \
|
|
|
|
|
(_OMAP_TIMER_TICK_INT_MASK_COUNT_OFFSET | (WP_TOWR << WPSHIFT))
|
|
|
|
|
|
|
|
|
|
struct omap_dm_timer {
|
|
|
|
|
unsigned long phys_base;
|
|
|
|
|
int irq;
|
|
|
|
|
#ifdef CONFIG_ARCH_OMAP2PLUS
|
|
|
|
|
struct clk *iclk, *fclk;
|
|
|
|
|
#endif
|
|
|
|
|
void __iomem *io_base;
|
|
|
|
|
unsigned reserved:1;
|
|
|
|
|
unsigned enabled:1;
|
|
|
|
|
unsigned posted:1;
|
|
|
|
|
};
|
2006-06-27 07:16:12 +08:00
|
|
|
|
|
|
|
|
#endif /* __ASM_ARCH_DMTIMER_H */
|