2010-09-29 02:55:21 +08:00
|
|
|
/* Copyright (C) 2005-2010 Freescale Semiconductor, Inc.
|
2006-01-21 05:53:38 +08:00
|
|
|
* Copyright (c) 2005 MontaVista Software
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but
|
|
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
* 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
#ifndef _EHCI_FSL_H
|
|
|
|
#define _EHCI_FSL_H
|
|
|
|
|
|
|
|
/* offsets for the non-ehci registers in the FSL SOC USB controller */
|
2012-01-25 05:17:38 +08:00
|
|
|
#define FSL_SOC_USB_SBUSCFG 0x90
|
|
|
|
#define SBUSCFG_INCR8 0x02 /* INCR8, specified */
|
2006-01-21 05:53:38 +08:00
|
|
|
#define FSL_SOC_USB_ULPIVP 0x170
|
|
|
|
#define FSL_SOC_USB_PORTSC1 0x184
|
|
|
|
#define PORT_PTS_MSK (3<<30)
|
|
|
|
#define PORT_PTS_UTMI (0<<30)
|
|
|
|
#define PORT_PTS_ULPI (2<<30)
|
|
|
|
#define PORT_PTS_SERIAL (3<<30)
|
|
|
|
#define PORT_PTS_PTW (1<<28)
|
|
|
|
#define FSL_SOC_USB_PORTSC2 0x188
|
2011-04-19 04:01:55 +08:00
|
|
|
#define FSL_SOC_USB_USBMODE 0x1a8
|
|
|
|
#define USBMODE_CM_MASK (3 << 0) /* controller mode mask */
|
|
|
|
#define USBMODE_CM_HOST (3 << 0) /* controller mode: host */
|
|
|
|
#define USBMODE_ES (1 << 2) /* (Big) Endian Select */
|
2010-09-29 02:55:21 +08:00
|
|
|
|
|
|
|
#define FSL_SOC_USB_USBGENCTRL 0x200
|
|
|
|
#define USBGENCTRL_PPP (1 << 3)
|
|
|
|
#define USBGENCTRL_PFP (1 << 2)
|
|
|
|
#define FSL_SOC_USB_ISIPHYCTRL 0x204
|
|
|
|
#define ISIPHYCTRL_PXE (1)
|
|
|
|
#define ISIPHYCTRL_PHYE (1 << 4)
|
|
|
|
|
2006-01-21 05:53:38 +08:00
|
|
|
#define FSL_SOC_USB_SNOOP1 0x400 /* NOTE: big-endian */
|
|
|
|
#define FSL_SOC_USB_SNOOP2 0x404 /* NOTE: big-endian */
|
|
|
|
#define FSL_SOC_USB_AGECNTTHRSH 0x408 /* NOTE: big-endian */
|
2007-03-12 16:08:36 +08:00
|
|
|
#define FSL_SOC_USB_PRICTRL 0x40c /* NOTE: big-endian */
|
|
|
|
#define FSL_SOC_USB_SICTRL 0x410 /* NOTE: big-endian */
|
2006-01-21 05:53:38 +08:00
|
|
|
#define FSL_SOC_USB_CTRL 0x500 /* NOTE: big-endian */
|
2012-02-02 11:23:14 +08:00
|
|
|
#define CTRL_PHY_CLK_VALID (1 << 17)
|
2007-05-24 04:58:17 +08:00
|
|
|
#define SNOOP_SIZE_2GB 0x1e
|
2006-01-21 05:53:38 +08:00
|
|
|
#endif /* _EHCI_FSL_H */
|