109 lines
2.9 KiB
C
109 lines
2.9 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (C) 2018 MediaTek Inc.
|
||
|
|
*
|
||
|
|
* Author: Sean Wang <sean.wang@mediatek.com>
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __PINCTRL_MTK_COMMON_V2_H
|
||
|
|
#define __PINCTRL_MTK_COMMON_V2_H
|
||
|
|
|
||
|
|
#define MTK_GPIO_MODE 1
|
||
|
|
#define MTK_INPUT 0
|
||
|
|
#define MTK_OUTPUT 1
|
||
|
|
#define MTK_DISABLE 0
|
||
|
|
#define MTK_ENABLE 1
|
||
|
|
|
||
|
|
/* List these attributes which could be modified for the pin */
|
||
|
|
enum {
|
||
|
|
PINCTRL_PIN_REG_MODE,
|
||
|
|
PINCTRL_PIN_REG_DIR,
|
||
|
|
PINCTRL_PIN_REG_DI,
|
||
|
|
PINCTRL_PIN_REG_DO,
|
||
|
|
PINCTRL_PIN_REG_SR,
|
||
|
|
PINCTRL_PIN_REG_SMT,
|
||
|
|
PINCTRL_PIN_REG_PD,
|
||
|
|
PINCTRL_PIN_REG_PU,
|
||
|
|
PINCTRL_PIN_REG_E4,
|
||
|
|
PINCTRL_PIN_REG_E8,
|
||
|
|
PINCTRL_PIN_REG_TDSEL,
|
||
|
|
PINCTRL_PIN_REG_RDSEL,
|
||
|
|
PINCTRL_PIN_REG_MAX,
|
||
|
|
};
|
||
|
|
|
||
|
|
/* struct mtk_pin_field - the structure that holds the information of the field
|
||
|
|
* used to describe the attribute for the pin
|
||
|
|
* @offset: the register offset relative to the base address
|
||
|
|
* @mask: the mask used to filter out the field from the register
|
||
|
|
* @bitpos: the start bit relative to the register
|
||
|
|
* @next: the indication that the field would be extended to the
|
||
|
|
next register
|
||
|
|
*/
|
||
|
|
struct mtk_pin_field {
|
||
|
|
u32 offset;
|
||
|
|
u32 mask;
|
||
|
|
u8 bitpos;
|
||
|
|
u8 next;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* struct mtk_pin_field_calc - the structure that holds the range providing
|
||
|
|
* the guide used to look up the relevant field
|
||
|
|
* @s_pin: the start pin within the range
|
||
|
|
* @e_pin: the end pin within the range
|
||
|
|
* @s_addr: the start address for the range
|
||
|
|
* @x_addrs: the address distance between two consecutive registers
|
||
|
|
* within the range
|
||
|
|
* @s_bit: the start bit for the first register within the range
|
||
|
|
* @x_bits: the bit distance between two consecutive pins within
|
||
|
|
* the range
|
||
|
|
*/
|
||
|
|
struct mtk_pin_field_calc {
|
||
|
|
u16 s_pin;
|
||
|
|
u16 e_pin;
|
||
|
|
u32 s_addr;
|
||
|
|
u8 x_addrs;
|
||
|
|
u8 s_bit;
|
||
|
|
u8 x_bits;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* struct mtk_pin_reg_calc - the structure that holds all ranges used to
|
||
|
|
* determine which register the pin would make use of
|
||
|
|
* for certain pin attribute.
|
||
|
|
* @range: the start address for the range
|
||
|
|
* @nranges: the number of items in the range
|
||
|
|
*/
|
||
|
|
struct mtk_pin_reg_calc {
|
||
|
|
const struct mtk_pin_field_calc *range;
|
||
|
|
unsigned int nranges;
|
||
|
|
};
|
||
|
|
|
||
|
|
/* struct mtk_pin_soc - the structure that holds SoC-specific data */
|
||
|
|
struct mtk_pin_soc {
|
||
|
|
const struct mtk_pin_reg_calc *reg_cal;
|
||
|
|
const struct pinctrl_pin_desc *pins;
|
||
|
|
unsigned int npins;
|
||
|
|
const struct group_desc *grps;
|
||
|
|
unsigned int ngrps;
|
||
|
|
const struct function_desc *funcs;
|
||
|
|
unsigned int nfuncs;
|
||
|
|
const struct mtk_eint_regs *eint_regs;
|
||
|
|
const struct mtk_eint_hw *eint_hw;
|
||
|
|
};
|
||
|
|
|
||
|
|
struct mtk_pinctrl {
|
||
|
|
struct pinctrl_dev *pctrl;
|
||
|
|
void __iomem *base;
|
||
|
|
struct device *dev;
|
||
|
|
struct gpio_chip chip;
|
||
|
|
const struct mtk_pin_soc *soc;
|
||
|
|
struct mtk_eint *eint;
|
||
|
|
};
|
||
|
|
|
||
|
|
void mtk_rmw(struct mtk_pinctrl *pctl, u32 reg, u32 mask, u32 set);
|
||
|
|
|
||
|
|
int mtk_hw_set_value(struct mtk_pinctrl *hw, int pin, int field, int value);
|
||
|
|
int mtk_hw_get_value(struct mtk_pinctrl *hw, int pin, int field, int *value);
|
||
|
|
|
||
|
|
#endif /* __PINCTRL_MTK_COMMON_V2_H */
|