License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 22:07:57 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2005-04-17 06:20:36 +08:00
|
|
|
#include <linux/threads.h>
|
|
|
|
|
#include <asm/processor.h>
|
|
|
|
|
#include <asm/page.h>
|
|
|
|
|
#include <asm/cputable.h>
|
|
|
|
|
#include <asm/thread_info.h>
|
|
|
|
|
#include <asm/ppc_asm.h>
|
2005-09-10 02:57:26 +08:00
|
|
|
#include <asm/asm-offsets.h>
|
2008-12-19 03:13:32 +08:00
|
|
|
#include <asm/mmu.h>
|
2018-07-06 00:25:01 +08:00
|
|
|
#include <asm/feature-fixups.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Structure for storing CPU registers on the save area.
|
|
|
|
|
*/
|
|
|
|
|
#define SL_SP 0
|
|
|
|
|
#define SL_PC 4
|
|
|
|
|
#define SL_MSR 8
|
|
|
|
|
#define SL_SDR1 0xc
|
|
|
|
|
#define SL_SPRG0 0x10 /* 4 sprg's */
|
|
|
|
|
#define SL_DBAT0 0x20
|
|
|
|
|
#define SL_IBAT0 0x28
|
|
|
|
|
#define SL_DBAT1 0x30
|
|
|
|
|
#define SL_IBAT1 0x38
|
|
|
|
|
#define SL_DBAT2 0x40
|
|
|
|
|
#define SL_IBAT2 0x48
|
|
|
|
|
#define SL_DBAT3 0x50
|
|
|
|
|
#define SL_IBAT3 0x58
|
|
|
|
|
#define SL_TB 0x60
|
|
|
|
|
#define SL_R2 0x68
|
|
|
|
|
#define SL_CR 0x6c
|
|
|
|
|
#define SL_LR 0x70
|
|
|
|
|
#define SL_R12 0x74 /* r12 to r31 */
|
|
|
|
|
#define SL_SIZE (SL_R12 + 80)
|
|
|
|
|
|
|
|
|
|
.section .data
|
|
|
|
|
.align 5
|
|
|
|
|
|
|
|
|
|
_GLOBAL(swsusp_save_area)
|
|
|
|
|
.space SL_SIZE
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
.section .text
|
|
|
|
|
.align 5
|
|
|
|
|
|
|
|
|
|
_GLOBAL(swsusp_arch_suspend)
|
|
|
|
|
|
|
|
|
|
lis r11,swsusp_save_area@h
|
|
|
|
|
ori r11,r11,swsusp_save_area@l
|
|
|
|
|
|
|
|
|
|
mflr r0
|
|
|
|
|
stw r0,SL_LR(r11)
|
|
|
|
|
mfcr r0
|
|
|
|
|
stw r0,SL_CR(r11)
|
|
|
|
|
stw r1,SL_SP(r11)
|
|
|
|
|
stw r2,SL_R2(r11)
|
|
|
|
|
stmw r12,SL_R12(r11)
|
|
|
|
|
|
|
|
|
|
/* Save MSR & SDR1 */
|
|
|
|
|
mfmsr r4
|
|
|
|
|
stw r4,SL_MSR(r11)
|
|
|
|
|
mfsdr1 r4
|
|
|
|
|
stw r4,SL_SDR1(r11)
|
|
|
|
|
|
|
|
|
|
/* Get a stable timebase and save it */
|
|
|
|
|
1: mftbu r4
|
|
|
|
|
stw r4,SL_TB(r11)
|
|
|
|
|
mftb r5
|
|
|
|
|
stw r5,SL_TB+4(r11)
|
|
|
|
|
mftbu r3
|
|
|
|
|
cmpw r3,r4
|
|
|
|
|
bne 1b
|
|
|
|
|
|
|
|
|
|
/* Save SPRGs */
|
|
|
|
|
mfsprg r4,0
|
|
|
|
|
stw r4,SL_SPRG0(r11)
|
|
|
|
|
mfsprg r4,1
|
|
|
|
|
stw r4,SL_SPRG0+4(r11)
|
|
|
|
|
mfsprg r4,2
|
|
|
|
|
stw r4,SL_SPRG0+8(r11)
|
|
|
|
|
mfsprg r4,3
|
|
|
|
|
stw r4,SL_SPRG0+12(r11)
|
|
|
|
|
|
|
|
|
|
/* Save BATs */
|
|
|
|
|
mfdbatu r4,0
|
|
|
|
|
stw r4,SL_DBAT0(r11)
|
|
|
|
|
mfdbatl r4,0
|
|
|
|
|
stw r4,SL_DBAT0+4(r11)
|
|
|
|
|
mfdbatu r4,1
|
|
|
|
|
stw r4,SL_DBAT1(r11)
|
|
|
|
|
mfdbatl r4,1
|
|
|
|
|
stw r4,SL_DBAT1+4(r11)
|
|
|
|
|
mfdbatu r4,2
|
|
|
|
|
stw r4,SL_DBAT2(r11)
|
|
|
|
|
mfdbatl r4,2
|
|
|
|
|
stw r4,SL_DBAT2+4(r11)
|
|
|
|
|
mfdbatu r4,3
|
|
|
|
|
stw r4,SL_DBAT3(r11)
|
|
|
|
|
mfdbatl r4,3
|
|
|
|
|
stw r4,SL_DBAT3+4(r11)
|
|
|
|
|
mfibatu r4,0
|
|
|
|
|
stw r4,SL_IBAT0(r11)
|
|
|
|
|
mfibatl r4,0
|
|
|
|
|
stw r4,SL_IBAT0+4(r11)
|
|
|
|
|
mfibatu r4,1
|
|
|
|
|
stw r4,SL_IBAT1(r11)
|
|
|
|
|
mfibatl r4,1
|
|
|
|
|
stw r4,SL_IBAT1+4(r11)
|
|
|
|
|
mfibatu r4,2
|
|
|
|
|
stw r4,SL_IBAT2(r11)
|
|
|
|
|
mfibatl r4,2
|
|
|
|
|
stw r4,SL_IBAT2+4(r11)
|
|
|
|
|
mfibatu r4,3
|
|
|
|
|
stw r4,SL_IBAT3(r11)
|
|
|
|
|
mfibatl r4,3
|
|
|
|
|
stw r4,SL_IBAT3+4(r11)
|
|
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
|
/* Backup various CPU config stuffs */
|
|
|
|
|
bl __save_cpu_setup
|
|
|
|
|
#endif
|
|
|
|
|
/* Call the low level suspend stuff (we should probably have made
|
|
|
|
|
* a stackframe...
|
|
|
|
|
*/
|
|
|
|
|
bl swsusp_save
|
|
|
|
|
|
|
|
|
|
/* Restore LR from the save area */
|
|
|
|
|
lis r11,swsusp_save_area@h
|
|
|
|
|
ori r11,r11,swsusp_save_area@l
|
|
|
|
|
lwz r0,SL_LR(r11)
|
|
|
|
|
mtlr r0
|
|
|
|
|
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Resume code */
|
|
|
|
|
_GLOBAL(swsusp_arch_resume)
|
|
|
|
|
|
2007-11-07 20:59:44 +08:00
|
|
|
#ifdef CONFIG_ALTIVEC
|
2005-04-17 06:20:36 +08:00
|
|
|
/* Stop pending alitvec streams and memory accesses */
|
|
|
|
|
BEGIN_FTR_SECTION
|
|
|
|
|
DSSALL
|
|
|
|
|
END_FTR_SECTION_IFSET(CPU_FTR_ALTIVEC)
|
2007-11-07 20:59:44 +08:00
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
sync
|
|
|
|
|
|
|
|
|
|
/* Disable MSR:DR to make sure we don't take a TLB or
|
|
|
|
|
* hash miss during the copy, as our hash table will
|
2011-03-31 09:57:33 +08:00
|
|
|
* for a while be unusable. For .text, we assume we are
|
2005-04-17 06:20:36 +08:00
|
|
|
* covered by a BAT. This works only for non-G5 at this
|
|
|
|
|
* point. G5 will need a better approach, possibly using
|
|
|
|
|
* a small temporary hash table filled with large mappings,
|
|
|
|
|
* disabling the MMU completely isn't a good option for
|
|
|
|
|
* performance reasons.
|
|
|
|
|
* (Note that 750's may have the same performance issue as
|
|
|
|
|
* the G5 in this case, we should investigate using moving
|
|
|
|
|
* BATs for these CPUs)
|
|
|
|
|
*/
|
|
|
|
|
mfmsr r0
|
|
|
|
|
sync
|
|
|
|
|
rlwinm r0,r0,0,28,26 /* clear MSR_DR */
|
|
|
|
|
mtmsr r0
|
|
|
|
|
sync
|
|
|
|
|
isync
|
|
|
|
|
|
|
|
|
|
/* Load ptr the list of pages to copy in r3 */
|
2006-09-26 14:32:52 +08:00
|
|
|
lis r11,(restore_pblist - KERNELBASE)@h
|
|
|
|
|
ori r11,r11,restore_pblist@l
|
2005-04-17 06:20:36 +08:00
|
|
|
lwz r10,0(r11)
|
|
|
|
|
|
|
|
|
|
/* Copy the pages. This is a very basic implementation, to
|
|
|
|
|
* be replaced by something more cache efficient */
|
|
|
|
|
1:
|
|
|
|
|
tophys(r3,r10)
|
|
|
|
|
li r0,256
|
|
|
|
|
mtctr r0
|
|
|
|
|
lwz r11,pbe_address(r3) /* source */
|
|
|
|
|
tophys(r5,r11)
|
|
|
|
|
lwz r10,pbe_orig_address(r3) /* destination */
|
|
|
|
|
tophys(r6,r10)
|
|
|
|
|
2:
|
|
|
|
|
lwz r8,0(r5)
|
|
|
|
|
lwz r9,4(r5)
|
|
|
|
|
lwz r10,8(r5)
|
|
|
|
|
lwz r11,12(r5)
|
|
|
|
|
addi r5,r5,16
|
|
|
|
|
stw r8,0(r6)
|
|
|
|
|
stw r9,4(r6)
|
|
|
|
|
stw r10,8(r6)
|
|
|
|
|
stw r11,12(r6)
|
|
|
|
|
addi r6,r6,16
|
|
|
|
|
bdnz 2b
|
|
|
|
|
lwz r10,pbe_next(r3)
|
|
|
|
|
cmpwi 0,r10,0
|
|
|
|
|
bne 1b
|
|
|
|
|
|
|
|
|
|
/* Do a very simple cache flush/inval of the L1 to ensure
|
|
|
|
|
* coherency of the icache
|
|
|
|
|
*/
|
|
|
|
|
lis r3,0x0002
|
|
|
|
|
mtctr r3
|
|
|
|
|
li r3, 0
|
|
|
|
|
1:
|
|
|
|
|
lwz r0,0(r3)
|
|
|
|
|
addi r3,r3,0x0020
|
|
|
|
|
bdnz 1b
|
|
|
|
|
isync
|
|
|
|
|
sync
|
|
|
|
|
|
|
|
|
|
/* Now flush those cache lines */
|
|
|
|
|
lis r3,0x0002
|
|
|
|
|
mtctr r3
|
|
|
|
|
li r3, 0
|
|
|
|
|
1:
|
|
|
|
|
dcbf 0,r3
|
|
|
|
|
addi r3,r3,0x0020
|
|
|
|
|
bdnz 1b
|
|
|
|
|
sync
|
|
|
|
|
|
|
|
|
|
/* Ok, we are now running with the kernel data of the old
|
|
|
|
|
* kernel fully restored. We can get to the save area
|
|
|
|
|
* easily now. As for the rest of the code, it assumes the
|
|
|
|
|
* loader kernel and the booted one are exactly identical
|
|
|
|
|
*/
|
|
|
|
|
lis r11,swsusp_save_area@h
|
|
|
|
|
ori r11,r11,swsusp_save_area@l
|
|
|
|
|
tophys(r11,r11)
|
|
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
|
/* Restore various CPU config stuffs */
|
|
|
|
|
bl __restore_cpu_setup
|
|
|
|
|
#endif
|
|
|
|
|
/* Restore the BATs, and SDR1. Then we can turn on the MMU.
|
|
|
|
|
* This is a bit hairy as we are running out of those BATs,
|
|
|
|
|
* but first, our code is probably in the icache, and we are
|
|
|
|
|
* writing the same value to the BAT, so that should be fine,
|
|
|
|
|
* though a better solution will have to be found long-term
|
|
|
|
|
*/
|
|
|
|
|
lwz r4,SL_SDR1(r11)
|
|
|
|
|
mtsdr1 r4
|
|
|
|
|
lwz r4,SL_SPRG0(r11)
|
|
|
|
|
mtsprg 0,r4
|
|
|
|
|
lwz r4,SL_SPRG0+4(r11)
|
|
|
|
|
mtsprg 1,r4
|
|
|
|
|
lwz r4,SL_SPRG0+8(r11)
|
|
|
|
|
mtsprg 2,r4
|
|
|
|
|
lwz r4,SL_SPRG0+12(r11)
|
|
|
|
|
mtsprg 3,r4
|
|
|
|
|
|
|
|
|
|
#if 0
|
|
|
|
|
lwz r4,SL_DBAT0(r11)
|
|
|
|
|
mtdbatu 0,r4
|
|
|
|
|
lwz r4,SL_DBAT0+4(r11)
|
|
|
|
|
mtdbatl 0,r4
|
|
|
|
|
lwz r4,SL_DBAT1(r11)
|
|
|
|
|
mtdbatu 1,r4
|
|
|
|
|
lwz r4,SL_DBAT1+4(r11)
|
|
|
|
|
mtdbatl 1,r4
|
|
|
|
|
lwz r4,SL_DBAT2(r11)
|
|
|
|
|
mtdbatu 2,r4
|
|
|
|
|
lwz r4,SL_DBAT2+4(r11)
|
|
|
|
|
mtdbatl 2,r4
|
|
|
|
|
lwz r4,SL_DBAT3(r11)
|
|
|
|
|
mtdbatu 3,r4
|
|
|
|
|
lwz r4,SL_DBAT3+4(r11)
|
|
|
|
|
mtdbatl 3,r4
|
|
|
|
|
lwz r4,SL_IBAT0(r11)
|
|
|
|
|
mtibatu 0,r4
|
|
|
|
|
lwz r4,SL_IBAT0+4(r11)
|
|
|
|
|
mtibatl 0,r4
|
|
|
|
|
lwz r4,SL_IBAT1(r11)
|
|
|
|
|
mtibatu 1,r4
|
|
|
|
|
lwz r4,SL_IBAT1+4(r11)
|
|
|
|
|
mtibatl 1,r4
|
|
|
|
|
lwz r4,SL_IBAT2(r11)
|
|
|
|
|
mtibatu 2,r4
|
|
|
|
|
lwz r4,SL_IBAT2+4(r11)
|
|
|
|
|
mtibatl 2,r4
|
|
|
|
|
lwz r4,SL_IBAT3(r11)
|
|
|
|
|
mtibatu 3,r4
|
|
|
|
|
lwz r4,SL_IBAT3+4(r11)
|
|
|
|
|
mtibatl 3,r4
|
|
|
|
|
#endif
|
|
|
|
|
|
2008-12-19 03:13:32 +08:00
|
|
|
BEGIN_MMU_FTR_SECTION
|
2005-04-17 06:20:36 +08:00
|
|
|
li r4,0
|
|
|
|
|
mtspr SPRN_DBAT4U,r4
|
|
|
|
|
mtspr SPRN_DBAT4L,r4
|
|
|
|
|
mtspr SPRN_DBAT5U,r4
|
|
|
|
|
mtspr SPRN_DBAT5L,r4
|
|
|
|
|
mtspr SPRN_DBAT6U,r4
|
|
|
|
|
mtspr SPRN_DBAT6L,r4
|
|
|
|
|
mtspr SPRN_DBAT7U,r4
|
|
|
|
|
mtspr SPRN_DBAT7L,r4
|
|
|
|
|
mtspr SPRN_IBAT4U,r4
|
|
|
|
|
mtspr SPRN_IBAT4L,r4
|
|
|
|
|
mtspr SPRN_IBAT5U,r4
|
|
|
|
|
mtspr SPRN_IBAT5L,r4
|
|
|
|
|
mtspr SPRN_IBAT6U,r4
|
|
|
|
|
mtspr SPRN_IBAT6L,r4
|
|
|
|
|
mtspr SPRN_IBAT7U,r4
|
|
|
|
|
mtspr SPRN_IBAT7L,r4
|
2008-12-19 03:13:32 +08:00
|
|
|
END_MMU_FTR_SECTION_IFSET(MMU_FTR_USE_HIGH_BATS)
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
|
/* Flush all TLBs */
|
|
|
|
|
lis r4,0x1000
|
|
|
|
|
1: addic. r4,r4,-0x1000
|
|
|
|
|
tlbie r4
|
2009-12-30 15:40:17 +08:00
|
|
|
bgt 1b
|
2005-04-17 06:20:36 +08:00
|
|
|
sync
|
|
|
|
|
|
|
|
|
|
/* restore the MSR and turn on the MMU */
|
|
|
|
|
lwz r3,SL_MSR(r11)
|
|
|
|
|
bl turn_on_mmu
|
|
|
|
|
tovirt(r11,r11)
|
|
|
|
|
|
|
|
|
|
/* Restore TB */
|
|
|
|
|
li r3,0
|
|
|
|
|
mttbl r3
|
|
|
|
|
lwz r3,SL_TB(r11)
|
|
|
|
|
lwz r4,SL_TB+4(r11)
|
|
|
|
|
mttbu r3
|
|
|
|
|
mttbl r4
|
|
|
|
|
|
|
|
|
|
/* Kick decrementer */
|
|
|
|
|
li r0,1
|
|
|
|
|
mtdec r0
|
|
|
|
|
|
|
|
|
|
/* Restore the callee-saved registers and return */
|
|
|
|
|
lwz r0,SL_CR(r11)
|
|
|
|
|
mtcr r0
|
|
|
|
|
lwz r2,SL_R2(r11)
|
|
|
|
|
lmw r12,SL_R12(r11)
|
|
|
|
|
lwz r1,SL_SP(r11)
|
|
|
|
|
lwz r0,SL_LR(r11)
|
|
|
|
|
mtlr r0
|
|
|
|
|
|
|
|
|
|
// XXX Note: we don't really need to call swsusp_resume
|
|
|
|
|
|
|
|
|
|
li r3,0
|
|
|
|
|
blr
|
|
|
|
|
|
|
|
|
|
/* FIXME:This construct is actually not useful since we don't shut
|
|
|
|
|
* down the instruction MMU, we could just flip back MSR-DR on.
|
|
|
|
|
*/
|
|
|
|
|
turn_on_mmu:
|
|
|
|
|
mflr r4
|
|
|
|
|
mtsrr0 r4
|
|
|
|
|
mtsrr1 r3
|
|
|
|
|
sync
|
|
|
|
|
isync
|
|
|
|
|
rfi
|
|
|
|
|
|