2013-01-21 07:28:06 +08:00
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2012 - Virtual Open Systems and Columbia University
|
|
|
|
|
* Author: Christoffer Dall <c.dall@virtualopensystems.com>
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License, version 2, as
|
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
|
* Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef __ARM_KVM_ARM_H__
|
|
|
|
|
#define __ARM_KVM_ARM_H__
|
|
|
|
|
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
|
2013-01-21 07:28:06 +08:00
|
|
|
/* Hyp Configuration Register (HCR) bits */
|
|
|
|
|
#define HCR_TGE (1 << 27)
|
|
|
|
|
#define HCR_TVM (1 << 26)
|
|
|
|
|
#define HCR_TTLB (1 << 25)
|
|
|
|
|
#define HCR_TPU (1 << 24)
|
|
|
|
|
#define HCR_TPC (1 << 23)
|
|
|
|
|
#define HCR_TSW (1 << 22)
|
|
|
|
|
#define HCR_TAC (1 << 21)
|
|
|
|
|
#define HCR_TIDCP (1 << 20)
|
|
|
|
|
#define HCR_TSC (1 << 19)
|
|
|
|
|
#define HCR_TID3 (1 << 18)
|
|
|
|
|
#define HCR_TID2 (1 << 17)
|
|
|
|
|
#define HCR_TID1 (1 << 16)
|
|
|
|
|
#define HCR_TID0 (1 << 15)
|
|
|
|
|
#define HCR_TWE (1 << 14)
|
|
|
|
|
#define HCR_TWI (1 << 13)
|
|
|
|
|
#define HCR_DC (1 << 12)
|
|
|
|
|
#define HCR_BSU (3 << 10)
|
|
|
|
|
#define HCR_BSU_IS (1 << 10)
|
|
|
|
|
#define HCR_FB (1 << 9)
|
|
|
|
|
#define HCR_VA (1 << 8)
|
|
|
|
|
#define HCR_VI (1 << 7)
|
|
|
|
|
#define HCR_VF (1 << 6)
|
|
|
|
|
#define HCR_AMO (1 << 5)
|
|
|
|
|
#define HCR_IMO (1 << 4)
|
|
|
|
|
#define HCR_FMO (1 << 3)
|
|
|
|
|
#define HCR_PTW (1 << 2)
|
|
|
|
|
#define HCR_SWIO (1 << 1)
|
|
|
|
|
#define HCR_VM 1
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The bits we set in HCR:
|
|
|
|
|
* TAC: Trap ACTLR
|
|
|
|
|
* TSC: Trap SMC
|
|
|
|
|
* TSW: Trap cache operations by set/way
|
|
|
|
|
* TWI: Trap WFI
|
|
|
|
|
* TIDCP: Trap L2CTLR/L2ECTLR
|
|
|
|
|
* BSU_IS: Upgrade barriers to the inner shareable domain
|
|
|
|
|
* FB: Force broadcast of all maintainance operations
|
|
|
|
|
* AMO: Override CPSR.A and enable signaling with VA
|
|
|
|
|
* IMO: Override CPSR.I and enable signaling with VI
|
|
|
|
|
* FMO: Override CPSR.F and enable signaling with VF
|
|
|
|
|
* SWIO: Turn set/way invalidates into set/way clean+invalidate
|
|
|
|
|
*/
|
|
|
|
|
#define HCR_GUEST_MASK (HCR_TSC | HCR_TSW | HCR_TWI | HCR_VM | HCR_BSU_IS | \
|
|
|
|
|
HCR_FB | HCR_TAC | HCR_AMO | HCR_IMO | HCR_FMO | \
|
|
|
|
|
HCR_SWIO | HCR_TIDCP)
|
2013-01-21 07:28:08 +08:00
|
|
|
#define HCR_VIRT_EXCP_MASK (HCR_VA | HCR_VI | HCR_VF)
|
2013-01-21 07:28:06 +08:00
|
|
|
|
2013-01-21 07:28:09 +08:00
|
|
|
/* System Control Register (SCTLR) bits */
|
|
|
|
|
#define SCTLR_TE (1 << 30)
|
|
|
|
|
#define SCTLR_EE (1 << 25)
|
|
|
|
|
#define SCTLR_V (1 << 13)
|
|
|
|
|
|
2013-01-21 07:28:06 +08:00
|
|
|
/* Hyp System Control Register (HSCTLR) bits */
|
|
|
|
|
#define HSCTLR_TE (1 << 30)
|
|
|
|
|
#define HSCTLR_EE (1 << 25)
|
|
|
|
|
#define HSCTLR_FI (1 << 21)
|
|
|
|
|
#define HSCTLR_WXN (1 << 19)
|
|
|
|
|
#define HSCTLR_I (1 << 12)
|
|
|
|
|
#define HSCTLR_C (1 << 2)
|
|
|
|
|
#define HSCTLR_A (1 << 1)
|
|
|
|
|
#define HSCTLR_M 1
|
|
|
|
|
#define HSCTLR_MASK (HSCTLR_M | HSCTLR_A | HSCTLR_C | HSCTLR_I | \
|
|
|
|
|
HSCTLR_WXN | HSCTLR_FI | HSCTLR_EE | HSCTLR_TE)
|
|
|
|
|
|
|
|
|
|
/* TTBCR and HTCR Registers bits */
|
|
|
|
|
#define TTBCR_EAE (1 << 31)
|
|
|
|
|
#define TTBCR_IMP (1 << 30)
|
|
|
|
|
#define TTBCR_SH1 (3 << 28)
|
|
|
|
|
#define TTBCR_ORGN1 (3 << 26)
|
|
|
|
|
#define TTBCR_IRGN1 (3 << 24)
|
|
|
|
|
#define TTBCR_EPD1 (1 << 23)
|
|
|
|
|
#define TTBCR_A1 (1 << 22)
|
2013-09-26 23:49:26 +08:00
|
|
|
#define TTBCR_T1SZ (7 << 16)
|
2013-01-21 07:28:06 +08:00
|
|
|
#define TTBCR_SH0 (3 << 12)
|
|
|
|
|
#define TTBCR_ORGN0 (3 << 10)
|
|
|
|
|
#define TTBCR_IRGN0 (3 << 8)
|
|
|
|
|
#define TTBCR_EPD0 (1 << 7)
|
2013-09-26 23:49:26 +08:00
|
|
|
#define TTBCR_T0SZ (7 << 0)
|
2013-01-21 07:28:06 +08:00
|
|
|
#define HTCR_MASK (TTBCR_T0SZ | TTBCR_IRGN0 | TTBCR_ORGN0 | TTBCR_SH0)
|
|
|
|
|
|
KVM: ARM: World-switch implementation
Provides complete world-switch implementation to switch to other guests
running in non-secure modes. Includes Hyp exception handlers that
capture necessary exception information and stores the information on
the VCPU and KVM structures.
The following Hyp-ABI is also documented in the code:
Hyp-ABI: Calling HYP-mode functions from host (in SVC mode):
Switching to Hyp mode is done through a simple HVC #0 instruction. The
exception vector code will check that the HVC comes from VMID==0 and if
so will push the necessary state (SPSR, lr_usr) on the Hyp stack.
- r0 contains a pointer to a HYP function
- r1, r2, and r3 contain arguments to the above function.
- The HYP function will be called with its arguments in r0, r1 and r2.
On HYP function return, we return directly to SVC.
A call to a function executing in Hyp mode is performed like the following:
<svc code>
ldr r0, =BSYM(my_hyp_fn)
ldr r1, =my_param
hvc #0 ; Call my_hyp_fn(my_param) from HYP mode
<svc code>
Otherwise, the world-switch is pretty straight-forward. All state that
can be modified by the guest is first backed up on the Hyp stack and the
VCPU values is loaded onto the hardware. State, which is not loaded, but
theoretically modifiable by the guest is protected through the
virtualiation features to generate a trap and cause software emulation.
Upon guest returns, all state is restored from hardware onto the VCPU
struct and the original state is restored from the Hyp-stack onto the
hardware.
SMP support using the VMPIDR calculated on the basis of the host MPIDR
and overriding the low bits with KVM vcpu_id contributed by Marc Zyngier.
Reuse of VMIDs has been implemented by Antonios Motakis and adapated from
a separate patch into the appropriate patches introducing the
functionality. Note that the VMIDs are stored per VM as required by the ARM
architecture reference manual.
To support VFP/NEON we trap those instructions using the HPCTR. When
we trap, we switch the FPU. After a guest exit, the VFP state is
returned to the host. When disabling access to floating point
instructions, we also mask FPEXC_EN in order to avoid the guest
receiving Undefined instruction exceptions before we have a chance to
switch back the floating point state. We are reusing vfp_hard_struct,
so we depend on VFPv3 being enabled in the host kernel, if not, we still
trap cp10 and cp11 in order to inject an undefined instruction exception
whenever the guest tries to use VFP/NEON. VFP/NEON developed by
Antionios Motakis and Rusty Russell.
Aborts that are permission faults, and not stage-1 page table walk, do
not report the faulting address in the HPFAR. We have to resolve the
IPA, and store it just like the HPFAR register on the VCPU struct. If
the IPA cannot be resolved, it means another CPU is playing with the
page tables, and we simply restart the guest. This quirk was fixed by
Marc Zyngier.
Reviewed-by: Will Deacon <will.deacon@arm.com>
Reviewed-by: Marcelo Tosatti <mtosatti@redhat.com>
Signed-off-by: Rusty Russell <rusty@rustcorp.com.au>
Signed-off-by: Antonios Motakis <a.motakis@virtualopensystems.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Christoffer Dall <c.dall@virtualopensystems.com>
2013-01-21 07:47:42 +08:00
|
|
|
/* Hyp System Trap Register */
|
|
|
|
|
#define HSTR_T(x) (1 << x)
|
|
|
|
|
#define HSTR_TTEE (1 << 16)
|
|
|
|
|
#define HSTR_TJDBX (1 << 17)
|
|
|
|
|
|
|
|
|
|
/* Hyp Coprocessor Trap Register */
|
|
|
|
|
#define HCPTR_TCP(x) (1 << x)
|
|
|
|
|
#define HCPTR_TCP_MASK (0x3fff)
|
|
|
|
|
#define HCPTR_TASE (1 << 15)
|
|
|
|
|
#define HCPTR_TTA (1 << 20)
|
|
|
|
|
#define HCPTR_TCPAC (1 << 31)
|
|
|
|
|
|
2013-01-21 07:28:06 +08:00
|
|
|
/* Hyp Debug Configuration Register bits */
|
|
|
|
|
#define HDCR_TDRA (1 << 11)
|
|
|
|
|
#define HDCR_TDOSA (1 << 10)
|
|
|
|
|
#define HDCR_TDA (1 << 9)
|
|
|
|
|
#define HDCR_TDE (1 << 8)
|
|
|
|
|
#define HDCR_HPME (1 << 7)
|
|
|
|
|
#define HDCR_TPM (1 << 6)
|
|
|
|
|
#define HDCR_TPMCR (1 << 5)
|
|
|
|
|
#define HDCR_HPMN_MASK (0x1F)
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The architecture supports 40-bit IPA as input to the 2nd stage translations
|
|
|
|
|
* and PTRS_PER_S2_PGD becomes 1024, because each entry covers 1GB of address
|
|
|
|
|
* space.
|
|
|
|
|
*/
|
|
|
|
|
#define KVM_PHYS_SHIFT (40)
|
|
|
|
|
#define KVM_PHYS_SIZE (1ULL << KVM_PHYS_SHIFT)
|
|
|
|
|
#define KVM_PHYS_MASK (KVM_PHYS_SIZE - 1ULL)
|
|
|
|
|
#define PTRS_PER_S2_PGD (1ULL << (KVM_PHYS_SHIFT - 30))
|
|
|
|
|
#define S2_PGD_ORDER get_order(PTRS_PER_S2_PGD * sizeof(pgd_t))
|
|
|
|
|
|
|
|
|
|
/* Virtualization Translation Control Register (VTCR) bits */
|
|
|
|
|
#define VTCR_SH0 (3 << 12)
|
|
|
|
|
#define VTCR_ORGN0 (3 << 10)
|
|
|
|
|
#define VTCR_IRGN0 (3 << 8)
|
|
|
|
|
#define VTCR_SL0 (3 << 6)
|
|
|
|
|
#define VTCR_S (1 << 4)
|
|
|
|
|
#define VTCR_T0SZ (0xf)
|
|
|
|
|
#define VTCR_MASK (VTCR_SH0 | VTCR_ORGN0 | VTCR_IRGN0 | VTCR_SL0 | \
|
|
|
|
|
VTCR_S | VTCR_T0SZ)
|
|
|
|
|
#define VTCR_HTCR_SH (VTCR_SH0 | VTCR_ORGN0 | VTCR_IRGN0)
|
|
|
|
|
#define VTCR_SL_L2 (0 << 6) /* Starting-level: 2 */
|
|
|
|
|
#define VTCR_SL_L1 (1 << 6) /* Starting-level: 1 */
|
|
|
|
|
#define KVM_VTCR_SL0 VTCR_SL_L1
|
|
|
|
|
/* stage-2 input address range defined as 2^(32-T0SZ) */
|
|
|
|
|
#define KVM_T0SZ (32 - KVM_PHYS_SHIFT)
|
|
|
|
|
#define KVM_VTCR_T0SZ (KVM_T0SZ & VTCR_T0SZ)
|
|
|
|
|
#define KVM_VTCR_S ((KVM_VTCR_T0SZ << 1) & VTCR_S)
|
|
|
|
|
|
|
|
|
|
/* Virtualization Translation Table Base Register (VTTBR) bits */
|
|
|
|
|
#if KVM_VTCR_SL0 == VTCR_SL_L2 /* see ARM DDI 0406C: B4-1720 */
|
|
|
|
|
#define VTTBR_X (14 - KVM_T0SZ)
|
|
|
|
|
#else
|
|
|
|
|
#define VTTBR_X (5 - KVM_T0SZ)
|
|
|
|
|
#endif
|
KVM: ARM: World-switch implementation
Provides complete world-switch implementation to switch to other guests
running in non-secure modes. Includes Hyp exception handlers that
capture necessary exception information and stores the information on
the VCPU and KVM structures.
The following Hyp-ABI is also documented in the code:
Hyp-ABI: Calling HYP-mode functions from host (in SVC mode):
Switching to Hyp mode is done through a simple HVC #0 instruction. The
exception vector code will check that the HVC comes from VMID==0 and if
so will push the necessary state (SPSR, lr_usr) on the Hyp stack.
- r0 contains a pointer to a HYP function
- r1, r2, and r3 contain arguments to the above function.
- The HYP function will be called with its arguments in r0, r1 and r2.
On HYP function return, we return directly to SVC.
A call to a function executing in Hyp mode is performed like the following:
<svc code>
ldr r0, =BSYM(my_hyp_fn)
ldr r1, =my_param
hvc #0 ; Call my_hyp_fn(my_param) from HYP mode
<svc code>
Otherwise, the world-switch is pretty straight-forward. All state that
can be modified by the guest is first backed up on the Hyp stack and the
VCPU values is loaded onto the hardware. State, which is not loaded, but
theoretically modifiable by the guest is protected through the
virtualiation features to generate a trap and cause software emulation.
Upon guest returns, all state is restored from hardware onto the VCPU
struct and the original state is restored from the Hyp-stack onto the
hardware.
SMP support using the VMPIDR calculated on the basis of the host MPIDR
and overriding the low bits with KVM vcpu_id contributed by Marc Zyngier.
Reuse of VMIDs has been implemented by Antonios Motakis and adapated from
a separate patch into the appropriate patches introducing the
functionality. Note that the VMIDs are stored per VM as required by the ARM
architecture reference manual.
To support VFP/NEON we trap those instructions using the HPCTR. When
we trap, we switch the FPU. After a guest exit, the VFP state is
returned to the host. When disabling access to floating point
instructions, we also mask FPEXC_EN in order to avoid the guest
receiving Undefined instruction exceptions before we have a chance to
switch back the floating point state. We are reusing vfp_hard_struct,
so we depend on VFPv3 being enabled in the host kernel, if not, we still
trap cp10 and cp11 in order to inject an undefined instruction exception
whenever the guest tries to use VFP/NEON. VFP/NEON developed by
Antionios Motakis and Rusty Russell.
Aborts that are permission faults, and not stage-1 page table walk, do
not report the faulting address in the HPFAR. We have to resolve the
IPA, and store it just like the HPFAR register on the VCPU struct. If
the IPA cannot be resolved, it means another CPU is playing with the
page tables, and we simply restart the guest. This quirk was fixed by
Marc Zyngier.
Reviewed-by: Will Deacon <will.deacon@arm.com>
Reviewed-by: Marcelo Tosatti <mtosatti@redhat.com>
Signed-off-by: Rusty Russell <rusty@rustcorp.com.au>
Signed-off-by: Antonios Motakis <a.motakis@virtualopensystems.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Christoffer Dall <c.dall@virtualopensystems.com>
2013-01-21 07:47:42 +08:00
|
|
|
#define VTTBR_BADDR_SHIFT (VTTBR_X - 1)
|
|
|
|
|
#define VTTBR_BADDR_MASK (((1LLU << (40 - VTTBR_X)) - 1) << VTTBR_BADDR_SHIFT)
|
|
|
|
|
#define VTTBR_VMID_SHIFT (48LLU)
|
|
|
|
|
#define VTTBR_VMID_MASK (0xffLLU << VTTBR_VMID_SHIFT)
|
|
|
|
|
|
|
|
|
|
/* Hyp Syndrome Register (HSR) bits */
|
|
|
|
|
#define HSR_EC_SHIFT (26)
|
|
|
|
|
#define HSR_EC (0x3fU << HSR_EC_SHIFT)
|
|
|
|
|
#define HSR_IL (1U << 25)
|
|
|
|
|
#define HSR_ISS (HSR_IL - 1)
|
|
|
|
|
#define HSR_ISV_SHIFT (24)
|
|
|
|
|
#define HSR_ISV (1U << HSR_ISV_SHIFT)
|
2013-01-21 07:43:58 +08:00
|
|
|
#define HSR_SRT_SHIFT (16)
|
|
|
|
|
#define HSR_SRT_MASK (0xf << HSR_SRT_SHIFT)
|
KVM: ARM: World-switch implementation
Provides complete world-switch implementation to switch to other guests
running in non-secure modes. Includes Hyp exception handlers that
capture necessary exception information and stores the information on
the VCPU and KVM structures.
The following Hyp-ABI is also documented in the code:
Hyp-ABI: Calling HYP-mode functions from host (in SVC mode):
Switching to Hyp mode is done through a simple HVC #0 instruction. The
exception vector code will check that the HVC comes from VMID==0 and if
so will push the necessary state (SPSR, lr_usr) on the Hyp stack.
- r0 contains a pointer to a HYP function
- r1, r2, and r3 contain arguments to the above function.
- The HYP function will be called with its arguments in r0, r1 and r2.
On HYP function return, we return directly to SVC.
A call to a function executing in Hyp mode is performed like the following:
<svc code>
ldr r0, =BSYM(my_hyp_fn)
ldr r1, =my_param
hvc #0 ; Call my_hyp_fn(my_param) from HYP mode
<svc code>
Otherwise, the world-switch is pretty straight-forward. All state that
can be modified by the guest is first backed up on the Hyp stack and the
VCPU values is loaded onto the hardware. State, which is not loaded, but
theoretically modifiable by the guest is protected through the
virtualiation features to generate a trap and cause software emulation.
Upon guest returns, all state is restored from hardware onto the VCPU
struct and the original state is restored from the Hyp-stack onto the
hardware.
SMP support using the VMPIDR calculated on the basis of the host MPIDR
and overriding the low bits with KVM vcpu_id contributed by Marc Zyngier.
Reuse of VMIDs has been implemented by Antonios Motakis and adapated from
a separate patch into the appropriate patches introducing the
functionality. Note that the VMIDs are stored per VM as required by the ARM
architecture reference manual.
To support VFP/NEON we trap those instructions using the HPCTR. When
we trap, we switch the FPU. After a guest exit, the VFP state is
returned to the host. When disabling access to floating point
instructions, we also mask FPEXC_EN in order to avoid the guest
receiving Undefined instruction exceptions before we have a chance to
switch back the floating point state. We are reusing vfp_hard_struct,
so we depend on VFPv3 being enabled in the host kernel, if not, we still
trap cp10 and cp11 in order to inject an undefined instruction exception
whenever the guest tries to use VFP/NEON. VFP/NEON developed by
Antionios Motakis and Rusty Russell.
Aborts that are permission faults, and not stage-1 page table walk, do
not report the faulting address in the HPFAR. We have to resolve the
IPA, and store it just like the HPFAR register on the VCPU struct. If
the IPA cannot be resolved, it means another CPU is playing with the
page tables, and we simply restart the guest. This quirk was fixed by
Marc Zyngier.
Reviewed-by: Will Deacon <will.deacon@arm.com>
Reviewed-by: Marcelo Tosatti <mtosatti@redhat.com>
Signed-off-by: Rusty Russell <rusty@rustcorp.com.au>
Signed-off-by: Antonios Motakis <a.motakis@virtualopensystems.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Christoffer Dall <c.dall@virtualopensystems.com>
2013-01-21 07:47:42 +08:00
|
|
|
#define HSR_FSC (0x3f)
|
|
|
|
|
#define HSR_FSC_TYPE (0x3c)
|
2013-01-21 07:43:58 +08:00
|
|
|
#define HSR_SSE (1 << 21)
|
KVM: ARM: World-switch implementation
Provides complete world-switch implementation to switch to other guests
running in non-secure modes. Includes Hyp exception handlers that
capture necessary exception information and stores the information on
the VCPU and KVM structures.
The following Hyp-ABI is also documented in the code:
Hyp-ABI: Calling HYP-mode functions from host (in SVC mode):
Switching to Hyp mode is done through a simple HVC #0 instruction. The
exception vector code will check that the HVC comes from VMID==0 and if
so will push the necessary state (SPSR, lr_usr) on the Hyp stack.
- r0 contains a pointer to a HYP function
- r1, r2, and r3 contain arguments to the above function.
- The HYP function will be called with its arguments in r0, r1 and r2.
On HYP function return, we return directly to SVC.
A call to a function executing in Hyp mode is performed like the following:
<svc code>
ldr r0, =BSYM(my_hyp_fn)
ldr r1, =my_param
hvc #0 ; Call my_hyp_fn(my_param) from HYP mode
<svc code>
Otherwise, the world-switch is pretty straight-forward. All state that
can be modified by the guest is first backed up on the Hyp stack and the
VCPU values is loaded onto the hardware. State, which is not loaded, but
theoretically modifiable by the guest is protected through the
virtualiation features to generate a trap and cause software emulation.
Upon guest returns, all state is restored from hardware onto the VCPU
struct and the original state is restored from the Hyp-stack onto the
hardware.
SMP support using the VMPIDR calculated on the basis of the host MPIDR
and overriding the low bits with KVM vcpu_id contributed by Marc Zyngier.
Reuse of VMIDs has been implemented by Antonios Motakis and adapated from
a separate patch into the appropriate patches introducing the
functionality. Note that the VMIDs are stored per VM as required by the ARM
architecture reference manual.
To support VFP/NEON we trap those instructions using the HPCTR. When
we trap, we switch the FPU. After a guest exit, the VFP state is
returned to the host. When disabling access to floating point
instructions, we also mask FPEXC_EN in order to avoid the guest
receiving Undefined instruction exceptions before we have a chance to
switch back the floating point state. We are reusing vfp_hard_struct,
so we depend on VFPv3 being enabled in the host kernel, if not, we still
trap cp10 and cp11 in order to inject an undefined instruction exception
whenever the guest tries to use VFP/NEON. VFP/NEON developed by
Antionios Motakis and Rusty Russell.
Aborts that are permission faults, and not stage-1 page table walk, do
not report the faulting address in the HPFAR. We have to resolve the
IPA, and store it just like the HPFAR register on the VCPU struct. If
the IPA cannot be resolved, it means another CPU is playing with the
page tables, and we simply restart the guest. This quirk was fixed by
Marc Zyngier.
Reviewed-by: Will Deacon <will.deacon@arm.com>
Reviewed-by: Marcelo Tosatti <mtosatti@redhat.com>
Signed-off-by: Rusty Russell <rusty@rustcorp.com.au>
Signed-off-by: Antonios Motakis <a.motakis@virtualopensystems.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Christoffer Dall <c.dall@virtualopensystems.com>
2013-01-21 07:47:42 +08:00
|
|
|
#define HSR_WNR (1 << 6)
|
2013-01-21 07:28:09 +08:00
|
|
|
#define HSR_CV_SHIFT (24)
|
|
|
|
|
#define HSR_CV (1U << HSR_CV_SHIFT)
|
|
|
|
|
#define HSR_COND_SHIFT (20)
|
|
|
|
|
#define HSR_COND (0xfU << HSR_COND_SHIFT)
|
KVM: ARM: World-switch implementation
Provides complete world-switch implementation to switch to other guests
running in non-secure modes. Includes Hyp exception handlers that
capture necessary exception information and stores the information on
the VCPU and KVM structures.
The following Hyp-ABI is also documented in the code:
Hyp-ABI: Calling HYP-mode functions from host (in SVC mode):
Switching to Hyp mode is done through a simple HVC #0 instruction. The
exception vector code will check that the HVC comes from VMID==0 and if
so will push the necessary state (SPSR, lr_usr) on the Hyp stack.
- r0 contains a pointer to a HYP function
- r1, r2, and r3 contain arguments to the above function.
- The HYP function will be called with its arguments in r0, r1 and r2.
On HYP function return, we return directly to SVC.
A call to a function executing in Hyp mode is performed like the following:
<svc code>
ldr r0, =BSYM(my_hyp_fn)
ldr r1, =my_param
hvc #0 ; Call my_hyp_fn(my_param) from HYP mode
<svc code>
Otherwise, the world-switch is pretty straight-forward. All state that
can be modified by the guest is first backed up on the Hyp stack and the
VCPU values is loaded onto the hardware. State, which is not loaded, but
theoretically modifiable by the guest is protected through the
virtualiation features to generate a trap and cause software emulation.
Upon guest returns, all state is restored from hardware onto the VCPU
struct and the original state is restored from the Hyp-stack onto the
hardware.
SMP support using the VMPIDR calculated on the basis of the host MPIDR
and overriding the low bits with KVM vcpu_id contributed by Marc Zyngier.
Reuse of VMIDs has been implemented by Antonios Motakis and adapated from
a separate patch into the appropriate patches introducing the
functionality. Note that the VMIDs are stored per VM as required by the ARM
architecture reference manual.
To support VFP/NEON we trap those instructions using the HPCTR. When
we trap, we switch the FPU. After a guest exit, the VFP state is
returned to the host. When disabling access to floating point
instructions, we also mask FPEXC_EN in order to avoid the guest
receiving Undefined instruction exceptions before we have a chance to
switch back the floating point state. We are reusing vfp_hard_struct,
so we depend on VFPv3 being enabled in the host kernel, if not, we still
trap cp10 and cp11 in order to inject an undefined instruction exception
whenever the guest tries to use VFP/NEON. VFP/NEON developed by
Antionios Motakis and Rusty Russell.
Aborts that are permission faults, and not stage-1 page table walk, do
not report the faulting address in the HPFAR. We have to resolve the
IPA, and store it just like the HPFAR register on the VCPU struct. If
the IPA cannot be resolved, it means another CPU is playing with the
page tables, and we simply restart the guest. This quirk was fixed by
Marc Zyngier.
Reviewed-by: Will Deacon <will.deacon@arm.com>
Reviewed-by: Marcelo Tosatti <mtosatti@redhat.com>
Signed-off-by: Rusty Russell <rusty@rustcorp.com.au>
Signed-off-by: Antonios Motakis <a.motakis@virtualopensystems.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Christoffer Dall <c.dall@virtualopensystems.com>
2013-01-21 07:47:42 +08:00
|
|
|
|
|
|
|
|
#define FSC_FAULT (0x04)
|
|
|
|
|
#define FSC_PERM (0x0c)
|
|
|
|
|
|
|
|
|
|
/* Hyp Prefetch Fault Address Register (HPFAR/HDFAR) */
|
|
|
|
|
#define HPFAR_MASK (~0xf)
|
2013-01-21 07:28:06 +08:00
|
|
|
|
KVM: ARM: World-switch implementation
Provides complete world-switch implementation to switch to other guests
running in non-secure modes. Includes Hyp exception handlers that
capture necessary exception information and stores the information on
the VCPU and KVM structures.
The following Hyp-ABI is also documented in the code:
Hyp-ABI: Calling HYP-mode functions from host (in SVC mode):
Switching to Hyp mode is done through a simple HVC #0 instruction. The
exception vector code will check that the HVC comes from VMID==0 and if
so will push the necessary state (SPSR, lr_usr) on the Hyp stack.
- r0 contains a pointer to a HYP function
- r1, r2, and r3 contain arguments to the above function.
- The HYP function will be called with its arguments in r0, r1 and r2.
On HYP function return, we return directly to SVC.
A call to a function executing in Hyp mode is performed like the following:
<svc code>
ldr r0, =BSYM(my_hyp_fn)
ldr r1, =my_param
hvc #0 ; Call my_hyp_fn(my_param) from HYP mode
<svc code>
Otherwise, the world-switch is pretty straight-forward. All state that
can be modified by the guest is first backed up on the Hyp stack and the
VCPU values is loaded onto the hardware. State, which is not loaded, but
theoretically modifiable by the guest is protected through the
virtualiation features to generate a trap and cause software emulation.
Upon guest returns, all state is restored from hardware onto the VCPU
struct and the original state is restored from the Hyp-stack onto the
hardware.
SMP support using the VMPIDR calculated on the basis of the host MPIDR
and overriding the low bits with KVM vcpu_id contributed by Marc Zyngier.
Reuse of VMIDs has been implemented by Antonios Motakis and adapated from
a separate patch into the appropriate patches introducing the
functionality. Note that the VMIDs are stored per VM as required by the ARM
architecture reference manual.
To support VFP/NEON we trap those instructions using the HPCTR. When
we trap, we switch the FPU. After a guest exit, the VFP state is
returned to the host. When disabling access to floating point
instructions, we also mask FPEXC_EN in order to avoid the guest
receiving Undefined instruction exceptions before we have a chance to
switch back the floating point state. We are reusing vfp_hard_struct,
so we depend on VFPv3 being enabled in the host kernel, if not, we still
trap cp10 and cp11 in order to inject an undefined instruction exception
whenever the guest tries to use VFP/NEON. VFP/NEON developed by
Antionios Motakis and Rusty Russell.
Aborts that are permission faults, and not stage-1 page table walk, do
not report the faulting address in the HPFAR. We have to resolve the
IPA, and store it just like the HPFAR register on the VCPU struct. If
the IPA cannot be resolved, it means another CPU is playing with the
page tables, and we simply restart the guest. This quirk was fixed by
Marc Zyngier.
Reviewed-by: Will Deacon <will.deacon@arm.com>
Reviewed-by: Marcelo Tosatti <mtosatti@redhat.com>
Signed-off-by: Rusty Russell <rusty@rustcorp.com.au>
Signed-off-by: Antonios Motakis <a.motakis@virtualopensystems.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Christoffer Dall <c.dall@virtualopensystems.com>
2013-01-21 07:47:42 +08:00
|
|
|
#define HSR_EC_UNKNOWN (0x00)
|
|
|
|
|
#define HSR_EC_WFI (0x01)
|
|
|
|
|
#define HSR_EC_CP15_32 (0x03)
|
|
|
|
|
#define HSR_EC_CP15_64 (0x04)
|
|
|
|
|
#define HSR_EC_CP14_MR (0x05)
|
|
|
|
|
#define HSR_EC_CP14_LS (0x06)
|
|
|
|
|
#define HSR_EC_CP_0_13 (0x07)
|
|
|
|
|
#define HSR_EC_CP10_ID (0x08)
|
|
|
|
|
#define HSR_EC_JAZELLE (0x09)
|
|
|
|
|
#define HSR_EC_BXJ (0x0A)
|
|
|
|
|
#define HSR_EC_CP14_64 (0x0C)
|
|
|
|
|
#define HSR_EC_SVC_HYP (0x11)
|
|
|
|
|
#define HSR_EC_HVC (0x12)
|
|
|
|
|
#define HSR_EC_SMC (0x13)
|
|
|
|
|
#define HSR_EC_IABT (0x20)
|
|
|
|
|
#define HSR_EC_IABT_HYP (0x21)
|
|
|
|
|
#define HSR_EC_DABT (0x24)
|
|
|
|
|
#define HSR_EC_DABT_HYP (0x25)
|
2013-01-21 07:28:06 +08:00
|
|
|
|
2013-01-21 07:28:09 +08:00
|
|
|
#define HSR_HVC_IMM_MASK ((1UL << 16) - 1)
|
|
|
|
|
|
2012-09-18 18:37:28 +08:00
|
|
|
#define HSR_DABT_S1PTW (1U << 7)
|
2012-09-18 18:36:16 +08:00
|
|
|
#define HSR_DABT_CM (1U << 8)
|
|
|
|
|
#define HSR_DABT_EA (1U << 9)
|
|
|
|
|
|
2013-01-21 07:28:06 +08:00
|
|
|
#endif /* __ARM_KVM_ARM_H__ */
|