2011-09-06 13:53:26 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2011 Freescale Semiconductor, Inc.
|
|
|
|
* Copyright 2011 Linaro Ltd.
|
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*/
|
|
|
|
|
2013-04-07 10:49:34 +08:00
|
|
|
#include "skeleton.dtsi"
|
2011-09-06 13:53:26 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
aliases {
|
2012-08-05 14:01:28 +08:00
|
|
|
gpio0 = &gpio1;
|
|
|
|
gpio1 = &gpio2;
|
|
|
|
gpio2 = &gpio3;
|
|
|
|
gpio3 = &gpio4;
|
|
|
|
gpio4 = &gpio5;
|
|
|
|
gpio5 = &gpio6;
|
|
|
|
gpio6 = &gpio7;
|
2013-06-25 21:51:57 +08:00
|
|
|
i2c0 = &i2c1;
|
|
|
|
i2c1 = &i2c2;
|
|
|
|
i2c2 = &i2c3;
|
|
|
|
serial0 = &uart1;
|
|
|
|
serial1 = &uart2;
|
|
|
|
serial2 = &uart3;
|
|
|
|
serial3 = &uart4;
|
|
|
|
serial4 = &uart5;
|
|
|
|
spi0 = &ecspi1;
|
|
|
|
spi1 = &ecspi2;
|
|
|
|
spi2 = &ecspi3;
|
|
|
|
spi3 = &ecspi4;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
intc: interrupt-controller@00a01000 {
|
|
|
|
compatible = "arm,cortex-a9-gic";
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0x00a01000 0x1000>,
|
|
|
|
<0x00a00100 0x100>;
|
|
|
|
};
|
|
|
|
|
|
|
|
clocks {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
|
|
|
|
ckil {
|
|
|
|
compatible = "fsl,imx-ckil", "fixed-clock";
|
|
|
|
clock-frequency = <32768>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ckih1 {
|
|
|
|
compatible = "fsl,imx-ckih1", "fixed-clock";
|
|
|
|
clock-frequency = <0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
osc {
|
|
|
|
compatible = "fsl,imx-osc", "fixed-clock";
|
|
|
|
clock-frequency = <24000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "simple-bus";
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
ranges;
|
|
|
|
|
2013-02-25 21:56:56 +08:00
|
|
|
dma_apbh: dma-apbh@00110000 {
|
2012-06-07 09:22:57 +08:00
|
|
|
compatible = "fsl,imx6q-dma-apbh", "fsl,imx28-dma-apbh";
|
|
|
|
reg = <0x00110000 0x2000>;
|
2013-02-25 21:56:56 +08:00
|
|
|
interrupts = <0 13 0x04>, <0 13 0x04>, <0 13 0x04>, <0 13 0x04>;
|
|
|
|
interrupt-names = "gpmi0", "gpmi1", "gpmi2", "gpmi3";
|
|
|
|
#dma-cells = <1>;
|
|
|
|
dma-channels = <4>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 106>;
|
2012-06-07 09:22:57 +08:00
|
|
|
};
|
|
|
|
|
2012-12-31 11:32:48 +08:00
|
|
|
gpmi: gpmi-nand@00112000 {
|
2012-08-22 21:36:28 +08:00
|
|
|
compatible = "fsl,imx6q-gpmi-nand";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x00112000 0x2000>, <0x00114000 0x2000>;
|
|
|
|
reg-names = "gpmi-nand", "bch";
|
2013-07-16 17:13:00 +08:00
|
|
|
interrupts = <0 15 0x04>;
|
|
|
|
interrupt-names = "bch";
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 152>, <&clks 153>, <&clks 151>,
|
|
|
|
<&clks 150>, <&clks 149>;
|
|
|
|
clock-names = "gpmi_io", "gpmi_apb", "gpmi_bch",
|
|
|
|
"gpmi_bch_apb", "per1_bch";
|
2013-02-25 21:56:56 +08:00
|
|
|
dmas = <&dma_apbh 0>;
|
|
|
|
dma-names = "rx-tx";
|
2012-08-22 21:36:28 +08:00
|
|
|
status = "disabled";
|
2012-07-02 11:38:46 +08:00
|
|
|
};
|
|
|
|
|
2013-07-01 17:06:09 +08:00
|
|
|
ocram: sram@00900000 {
|
|
|
|
compatible = "mmio-sram";
|
|
|
|
reg = <0x00900000 0x3f000>;
|
|
|
|
clocks = <&clks 142>;
|
|
|
|
};
|
|
|
|
|
2011-09-06 13:53:26 +08:00
|
|
|
timer@00a00600 {
|
2012-01-11 03:44:19 +08:00
|
|
|
compatible = "arm,cortex-a9-twd-timer";
|
|
|
|
reg = <0x00a00600 0x20>;
|
|
|
|
interrupts = <1 13 0xf01>;
|
2013-04-03 23:50:09 +08:00
|
|
|
clocks = <&clks 15>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
L2: l2-cache@00a02000 {
|
|
|
|
compatible = "arm,pl310-cache";
|
|
|
|
reg = <0x00a02000 0x1000>;
|
|
|
|
interrupts = <0 92 0x04>;
|
|
|
|
cache-unified;
|
|
|
|
cache-level = <2>;
|
2013-04-26 16:13:55 +08:00
|
|
|
arm,tag-latency = <4 2 3>;
|
|
|
|
arm,data-latency = <4 2 3>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2013-02-15 22:10:01 +08:00
|
|
|
pmu {
|
|
|
|
compatible = "arm,cortex-a9-pmu";
|
|
|
|
interrupts = <0 94 0x04>;
|
|
|
|
};
|
|
|
|
|
2011-09-06 13:53:26 +08:00
|
|
|
aips-bus@02000000 { /* AIPS1 */
|
|
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x02000000 0x100000>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
spba-bus@02000000 {
|
|
|
|
compatible = "fsl,spba-bus", "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x02000000 0x40000>;
|
|
|
|
ranges;
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
spdif: spdif@02004000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02004000 0x4000>;
|
|
|
|
interrupts = <0 52 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
ecspi1: ecspi@02008000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
|
|
|
|
reg = <0x02008000 0x4000>;
|
|
|
|
interrupts = <0 31 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 112>, <&clks 112>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
ecspi2: ecspi@0200c000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
|
|
|
|
reg = <0x0200c000 0x4000>;
|
|
|
|
interrupts = <0 32 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 113>, <&clks 113>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
ecspi3: ecspi@02010000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
|
|
|
|
reg = <0x02010000 0x4000>;
|
|
|
|
interrupts = <0 33 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 114>, <&clks 114>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
ecspi4: ecspi@02014000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
|
|
|
|
reg = <0x02014000 0x4000>;
|
|
|
|
interrupts = <0 34 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 115>, <&clks 115>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart1: serial@02020000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
|
reg = <0x02020000 0x4000>;
|
|
|
|
interrupts = <0 26 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 160>, <&clks 161>;
|
|
|
|
clock-names = "ipg", "per";
|
2013-07-12 18:02:09 +08:00
|
|
|
dmas = <&sdma 25 4 0>, <&sdma 26 4 0>;
|
|
|
|
dma-names = "rx", "tx";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
esai: esai@02024000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02024000 0x4000>;
|
|
|
|
interrupts = <0 51 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-05-02 10:29:10 +08:00
|
|
|
ssi1: ssi@02028000 {
|
|
|
|
compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02028000 0x4000>;
|
|
|
|
interrupts = <0 46 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 178>;
|
2012-05-02 10:29:10 +08:00
|
|
|
fsl,fifo-depth = <15>;
|
|
|
|
fsl,ssi-dma-events = <38 37>;
|
|
|
|
status = "disabled";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-05-02 10:29:10 +08:00
|
|
|
ssi2: ssi@0202c000 {
|
|
|
|
compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x0202c000 0x4000>;
|
|
|
|
interrupts = <0 47 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 179>;
|
2012-05-02 10:29:10 +08:00
|
|
|
fsl,fifo-depth = <15>;
|
|
|
|
fsl,ssi-dma-events = <42 41>;
|
|
|
|
status = "disabled";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-05-02 10:29:10 +08:00
|
|
|
ssi3: ssi@02030000 {
|
|
|
|
compatible = "fsl,imx6q-ssi","fsl,imx21-ssi";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02030000 0x4000>;
|
|
|
|
interrupts = <0 48 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 180>;
|
2012-05-02 10:29:10 +08:00
|
|
|
fsl,fifo-depth = <15>;
|
|
|
|
fsl,ssi-dma-events = <46 45>;
|
|
|
|
status = "disabled";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
asrc: asrc@02034000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02034000 0x4000>;
|
|
|
|
interrupts = <0 50 0x04>;
|
|
|
|
};
|
|
|
|
|
|
|
|
spba@0203c000 {
|
|
|
|
reg = <0x0203c000 0x4000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
vpu: vpu@02040000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02040000 0x3c000>;
|
|
|
|
interrupts = <0 3 0x04 0 12 0x04>;
|
|
|
|
};
|
|
|
|
|
|
|
|
aipstz@0207c000 { /* AIPSTZ1 */
|
|
|
|
reg = <0x0207c000 0x4000>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
pwm1: pwm@02080000 {
|
2012-11-21 19:18:28 +08:00
|
|
|
#pwm-cells = <2>;
|
|
|
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02080000 0x4000>;
|
|
|
|
interrupts = <0 83 0x04>;
|
2012-11-21 19:18:28 +08:00
|
|
|
clocks = <&clks 62>, <&clks 145>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
pwm2: pwm@02084000 {
|
2012-11-21 19:18:28 +08:00
|
|
|
#pwm-cells = <2>;
|
|
|
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02084000 0x4000>;
|
|
|
|
interrupts = <0 84 0x04>;
|
2012-11-21 19:18:28 +08:00
|
|
|
clocks = <&clks 62>, <&clks 146>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
pwm3: pwm@02088000 {
|
2012-11-21 19:18:28 +08:00
|
|
|
#pwm-cells = <2>;
|
|
|
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02088000 0x4000>;
|
|
|
|
interrupts = <0 85 0x04>;
|
2012-11-21 19:18:28 +08:00
|
|
|
clocks = <&clks 62>, <&clks 147>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
pwm4: pwm@0208c000 {
|
2012-11-21 19:18:28 +08:00
|
|
|
#pwm-cells = <2>;
|
|
|
|
compatible = "fsl,imx6q-pwm", "fsl,imx27-pwm";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x0208c000 0x4000>;
|
|
|
|
interrupts = <0 86 0x04>;
|
2012-11-21 19:18:28 +08:00
|
|
|
clocks = <&clks 62>, <&clks 148>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
can1: flexcan@02090000 {
|
2013-06-25 21:51:46 +08:00
|
|
|
compatible = "fsl,imx6q-flexcan";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02090000 0x4000>;
|
|
|
|
interrupts = <0 110 0x04>;
|
2013-06-25 21:51:46 +08:00
|
|
|
clocks = <&clks 108>, <&clks 109>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
can2: flexcan@02094000 {
|
2013-06-25 21:51:46 +08:00
|
|
|
compatible = "fsl,imx6q-flexcan";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02094000 0x4000>;
|
|
|
|
interrupts = <0 111 0x04>;
|
2013-06-25 21:51:46 +08:00
|
|
|
clocks = <&clks 110>, <&clks 111>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
gpt: gpt@02098000 {
|
2013-06-25 21:51:47 +08:00
|
|
|
compatible = "fsl,imx6q-gpt", "fsl,imx31-gpt";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x02098000 0x4000>;
|
|
|
|
interrupts = <0 55 0x04>;
|
2013-03-14 20:09:01 +08:00
|
|
|
clocks = <&clks 119>, <&clks 120>;
|
|
|
|
clock-names = "ipg", "per";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio1: gpio@0209c000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x0209c000 0x4000>;
|
|
|
|
interrupts = <0 66 0x04 0 67 0x04>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio2: gpio@020a0000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020a0000 0x4000>;
|
|
|
|
interrupts = <0 68 0x04 0 69 0x04>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio3: gpio@020a4000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020a4000 0x4000>;
|
|
|
|
interrupts = <0 70 0x04 0 71 0x04>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio4: gpio@020a8000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020a8000 0x4000>;
|
|
|
|
interrupts = <0 72 0x04 0 73 0x04>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio5: gpio@020ac000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020ac000 0x4000>;
|
|
|
|
interrupts = <0 74 0x04 0 75 0x04>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio6: gpio@020b0000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020b0000 0x4000>;
|
|
|
|
interrupts = <0 76 0x04 0 77 0x04>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2011-12-14 09:26:44 +08:00
|
|
|
gpio7: gpio@020b4000 {
|
2012-06-23 03:04:06 +08:00
|
|
|
compatible = "fsl,imx6q-gpio", "fsl,imx35-gpio";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020b4000 0x4000>;
|
|
|
|
interrupts = <0 78 0x04 0 79 0x04>;
|
|
|
|
gpio-controller;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
interrupt-controller;
|
2012-07-06 20:03:37 +08:00
|
|
|
#interrupt-cells = <2>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
kpp: kpp@020b8000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020b8000 0x4000>;
|
|
|
|
interrupts = <0 82 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
wdog1: wdog@020bc000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
|
|
|
|
reg = <0x020bc000 0x4000>;
|
|
|
|
interrupts = <0 80 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 0>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
wdog2: wdog@020c0000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-wdt", "fsl,imx21-wdt";
|
|
|
|
reg = <0x020c0000 0x4000>;
|
|
|
|
interrupts = <0 81 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 0>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-08-22 21:36:28 +08:00
|
|
|
clks: ccm@020c4000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-ccm";
|
|
|
|
reg = <0x020c4000 0x4000>;
|
|
|
|
interrupts = <0 87 0x04 0 88 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
#clock-cells = <1>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-09-05 10:57:15 +08:00
|
|
|
anatop: anatop@020c8000 {
|
|
|
|
compatible = "fsl,imx6q-anatop", "syscon", "simple-bus";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020c8000 0x1000>;
|
|
|
|
interrupts = <0 49 0x04 0 54 0x04 0 127 0x04>;
|
2012-03-30 21:46:53 +08:00
|
|
|
|
|
|
|
regulator-1p1@110 {
|
|
|
|
compatible = "fsl,anatop-regulator";
|
|
|
|
regulator-name = "vdd1p1";
|
|
|
|
regulator-min-microvolt = <800000>;
|
|
|
|
regulator-max-microvolt = <1375000>;
|
|
|
|
regulator-always-on;
|
|
|
|
anatop-reg-offset = <0x110>;
|
|
|
|
anatop-vol-bit-shift = <8>;
|
|
|
|
anatop-vol-bit-width = <5>;
|
|
|
|
anatop-min-bit-val = <4>;
|
|
|
|
anatop-min-voltage = <800000>;
|
|
|
|
anatop-max-voltage = <1375000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
regulator-3p0@120 {
|
|
|
|
compatible = "fsl,anatop-regulator";
|
|
|
|
regulator-name = "vdd3p0";
|
|
|
|
regulator-min-microvolt = <2800000>;
|
|
|
|
regulator-max-microvolt = <3150000>;
|
|
|
|
regulator-always-on;
|
|
|
|
anatop-reg-offset = <0x120>;
|
|
|
|
anatop-vol-bit-shift = <8>;
|
|
|
|
anatop-vol-bit-width = <5>;
|
|
|
|
anatop-min-bit-val = <0>;
|
|
|
|
anatop-min-voltage = <2625000>;
|
|
|
|
anatop-max-voltage = <3400000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
regulator-2p5@130 {
|
|
|
|
compatible = "fsl,anatop-regulator";
|
|
|
|
regulator-name = "vdd2p5";
|
|
|
|
regulator-min-microvolt = <2000000>;
|
|
|
|
regulator-max-microvolt = <2750000>;
|
|
|
|
regulator-always-on;
|
|
|
|
anatop-reg-offset = <0x130>;
|
|
|
|
anatop-vol-bit-shift = <8>;
|
|
|
|
anatop-vol-bit-width = <5>;
|
|
|
|
anatop-min-bit-val = <0>;
|
|
|
|
anatop-min-voltage = <2000000>;
|
|
|
|
anatop-max-voltage = <2750000>;
|
|
|
|
};
|
|
|
|
|
2013-01-08 14:25:14 +08:00
|
|
|
reg_arm: regulator-vddcore@140 {
|
2012-03-30 21:46:53 +08:00
|
|
|
compatible = "fsl,anatop-regulator";
|
|
|
|
regulator-name = "cpu";
|
|
|
|
regulator-min-microvolt = <725000>;
|
|
|
|
regulator-max-microvolt = <1450000>;
|
|
|
|
regulator-always-on;
|
|
|
|
anatop-reg-offset = <0x140>;
|
|
|
|
anatop-vol-bit-shift = <0>;
|
|
|
|
anatop-vol-bit-width = <5>;
|
2013-01-31 06:33:44 +08:00
|
|
|
anatop-delay-reg-offset = <0x170>;
|
|
|
|
anatop-delay-bit-shift = <24>;
|
|
|
|
anatop-delay-bit-width = <2>;
|
2012-03-30 21:46:53 +08:00
|
|
|
anatop-min-bit-val = <1>;
|
|
|
|
anatop-min-voltage = <725000>;
|
|
|
|
anatop-max-voltage = <1450000>;
|
|
|
|
};
|
|
|
|
|
2013-01-08 14:25:14 +08:00
|
|
|
reg_pu: regulator-vddpu@140 {
|
2012-03-30 21:46:53 +08:00
|
|
|
compatible = "fsl,anatop-regulator";
|
|
|
|
regulator-name = "vddpu";
|
|
|
|
regulator-min-microvolt = <725000>;
|
|
|
|
regulator-max-microvolt = <1450000>;
|
|
|
|
regulator-always-on;
|
|
|
|
anatop-reg-offset = <0x140>;
|
|
|
|
anatop-vol-bit-shift = <9>;
|
|
|
|
anatop-vol-bit-width = <5>;
|
2013-01-31 06:33:44 +08:00
|
|
|
anatop-delay-reg-offset = <0x170>;
|
|
|
|
anatop-delay-bit-shift = <26>;
|
|
|
|
anatop-delay-bit-width = <2>;
|
2012-03-30 21:46:53 +08:00
|
|
|
anatop-min-bit-val = <1>;
|
|
|
|
anatop-min-voltage = <725000>;
|
|
|
|
anatop-max-voltage = <1450000>;
|
|
|
|
};
|
|
|
|
|
2013-01-08 14:25:14 +08:00
|
|
|
reg_soc: regulator-vddsoc@140 {
|
2012-03-30 21:46:53 +08:00
|
|
|
compatible = "fsl,anatop-regulator";
|
|
|
|
regulator-name = "vddsoc";
|
|
|
|
regulator-min-microvolt = <725000>;
|
|
|
|
regulator-max-microvolt = <1450000>;
|
|
|
|
regulator-always-on;
|
|
|
|
anatop-reg-offset = <0x140>;
|
|
|
|
anatop-vol-bit-shift = <18>;
|
|
|
|
anatop-vol-bit-width = <5>;
|
2013-01-31 06:33:44 +08:00
|
|
|
anatop-delay-reg-offset = <0x170>;
|
|
|
|
anatop-delay-bit-shift = <28>;
|
|
|
|
anatop-delay-bit-width = <2>;
|
2012-03-30 21:46:53 +08:00
|
|
|
anatop-min-bit-val = <1>;
|
|
|
|
anatop-min-voltage = <725000>;
|
|
|
|
anatop-max-voltage = <1450000>;
|
|
|
|
};
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-07-12 14:21:41 +08:00
|
|
|
usbphy1: usbphy@020c9000 {
|
|
|
|
compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020c9000 0x1000>;
|
|
|
|
interrupts = <0 44 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 182>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-07-12 14:21:41 +08:00
|
|
|
usbphy2: usbphy@020ca000 {
|
|
|
|
compatible = "fsl,imx6q-usbphy", "fsl,imx23-usbphy";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020ca000 0x1000>;
|
|
|
|
interrupts = <0 45 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 183>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
snvs@020cc000 {
|
2012-07-02 20:13:03 +08:00
|
|
|
compatible = "fsl,sec-v4.0-mon", "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges = <0 0x020cc000 0x4000>;
|
|
|
|
|
|
|
|
snvs-rtc-lp@34 {
|
|
|
|
compatible = "fsl,sec-v4.0-mon-rtc-lp";
|
|
|
|
reg = <0x34 0x58>;
|
|
|
|
interrupts = <0 19 0x04 0 20 0x04>;
|
|
|
|
};
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
epit1: epit@020d0000 { /* EPIT1 */
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020d0000 0x4000>;
|
|
|
|
interrupts = <0 56 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
epit2: epit@020d4000 { /* EPIT2 */
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020d4000 0x4000>;
|
|
|
|
interrupts = <0 57 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
src: src@020d8000 {
|
2013-03-29 00:35:22 +08:00
|
|
|
compatible = "fsl,imx6q-src", "fsl,imx51-src";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020d8000 0x4000>;
|
|
|
|
interrupts = <0 91 0x04 0 96 0x04>;
|
2013-03-29 00:35:20 +08:00
|
|
|
#reset-cells = <1>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
gpc: gpc@020dc000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-gpc";
|
|
|
|
reg = <0x020dc000 0x4000>;
|
|
|
|
interrupts = <0 89 0x04 0 90 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-09-05 10:57:14 +08:00
|
|
|
gpr: iomuxc-gpr@020e0000 {
|
|
|
|
compatible = "fsl,imx6q-iomuxc-gpr", "syscon";
|
|
|
|
reg = <0x020e0000 0x38>;
|
|
|
|
};
|
|
|
|
|
2013-07-11 13:58:36 +08:00
|
|
|
iomuxc: iomuxc@020e0000 {
|
|
|
|
compatible = "fsl,imx6dl-iomuxc", "fsl,imx6q-iomuxc";
|
|
|
|
reg = <0x020e0000 0x4000>;
|
|
|
|
|
|
|
|
audmux {
|
|
|
|
pinctrl_audmux_1: audmux-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD2_DAT0__AUD4_RXD 0x80000000
|
|
|
|
MX6QDL_PAD_SD2_DAT3__AUD4_TXC 0x80000000
|
|
|
|
MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x80000000
|
|
|
|
MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_audmux_2: audmux-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_CSI0_DAT7__AUD3_RXD 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT4__AUD3_TXC 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT5__AUD3_TXD 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
2013-07-12 11:38:50 +08:00
|
|
|
|
|
|
|
pinctrl_audmux_3: audmux-3 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_DISP0_DAT16__AUD5_TXC 0x80000000
|
|
|
|
MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS 0x80000000
|
|
|
|
MX6QDL_PAD_DISP0_DAT19__AUD5_RXD 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
2013-07-11 13:58:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
ecspi1 {
|
|
|
|
pinctrl_ecspi1_1: ecspi1grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
|
|
|
|
MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
|
|
|
|
MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_ecspi1_2: ecspi1grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL1__ECSPI1_MISO 0x100b1
|
|
|
|
MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI 0x100b1
|
|
|
|
MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK 0x100b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
ecspi3 {
|
|
|
|
pinctrl_ecspi3_1: ecspi3grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
|
|
|
|
MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
|
|
|
|
MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
enet {
|
|
|
|
pinctrl_enet_1: enetgrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
|
|
|
|
MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
|
|
|
|
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
|
|
|
|
MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0x4001b0a8
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_enet_2: enetgrp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL1__ENET_MDIO 0x1b0b0
|
|
|
|
MX6QDL_PAD_KEY_COL2__ENET_MDC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
|
|
|
|
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_enet_3: enetgrp-3 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
|
|
|
|
MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
|
|
|
|
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b0b0
|
|
|
|
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
|
|
|
|
MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x1b0b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-12 11:38:50 +08:00
|
|
|
esai {
|
|
|
|
pinctrl_esai_1: esaigrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_ENET_RXD0__ESAI_TX_HF_CLK 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_TXD1__ESAI_TX2_RX3 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0 0x1b030
|
|
|
|
MX6QDL_PAD_NANDF_CS2__ESAI_TX0 0x1b030
|
|
|
|
MX6QDL_PAD_NANDF_CS3__ESAI_TX1 0x1b030
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_esai_2: esaigrp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2 0x1b030
|
|
|
|
MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0 0x1b030
|
|
|
|
MX6QDL_PAD_GPIO_17__ESAI_TX0 0x1b030
|
|
|
|
MX6QDL_PAD_NANDF_CS3__ESAI_TX1 0x1b030
|
|
|
|
MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK 0x1b030
|
|
|
|
MX6QDL_PAD_GPIO_9__ESAI_RX_FS 0x1b030
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
flexcan1 {
|
|
|
|
pinctrl_flexcan1_1: flexcan1grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
|
|
|
|
MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_flexcan1_2: flexcan1grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_7__FLEXCAN1_TX 0x80000000
|
|
|
|
MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
flexcan2 {
|
|
|
|
pinctrl_flexcan2_1: flexcan2grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX 0x80000000
|
|
|
|
MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-11 13:58:36 +08:00
|
|
|
gpmi-nand {
|
|
|
|
pinctrl_gpmi_nand_1: gpmi-nand-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
|
|
|
|
MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_CS1__NAND_CE1_B 0xb0b1
|
|
|
|
MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1
|
|
|
|
MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1
|
|
|
|
MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1
|
|
|
|
MX6QDL_PAD_SD4_DAT0__NAND_DQS 0x00b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-12 11:38:50 +08:00
|
|
|
hdmi_hdcp {
|
|
|
|
pinctrl_hdmi_hdcp_1: hdmihdcpgrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_hdmi_hdcp_2: hdmihdcpgrp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_hdmi_hdcp_3: hdmihdcpgrp-3 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
hdmi_cec {
|
|
|
|
pinctrl_hdmi_cec_1: hdmicecgrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE 0x1f8b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_hdmi_cec_2: hdmicecgrp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x1f8b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-11 13:58:36 +08:00
|
|
|
i2c1 {
|
|
|
|
pinctrl_i2c1_1: i2c1grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c1_2: i2c1grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
|
|
|
|
MX6QDL_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c2 {
|
|
|
|
pinctrl_i2c2_1: i2c2grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c2_2: i2c2grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
2013-07-12 11:38:50 +08:00
|
|
|
|
|
|
|
pinctrl_i2c2_3: i2c2grp-3 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
2013-07-11 13:58:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c3 {
|
|
|
|
pinctrl_i2c3_1: i2c3grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
2013-07-12 11:38:50 +08:00
|
|
|
|
|
|
|
pinctrl_i2c3_2: i2c3grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c3_3: i2c3grp-3 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c3_4: i2c3grp-4 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
|
|
|
|
MX6QDL_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
ipu1 {
|
|
|
|
pinctrl_ipu1_1: ipu1grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10
|
|
|
|
MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04 0x80000000
|
|
|
|
MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10
|
|
|
|
MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_ipu1_2: ipu1grp-2 { /* parallel camera */
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_ipu1_3: ipu1grp-3 { /* parallel port 16-bit */
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC 0x80000000
|
|
|
|
MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
mlb {
|
|
|
|
pinctrl_mlb_1: mlbgrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_3__MLB_CLK 0x71
|
|
|
|
MX6QDL_PAD_GPIO_6__MLB_SIG 0x71
|
|
|
|
MX6QDL_PAD_GPIO_2__MLB_DATA 0x71
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_mlb_2: mlbgrp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_ENET_TXD1__MLB_CLK 0x71
|
|
|
|
MX6QDL_PAD_GPIO_6__MLB_SIG 0x71
|
|
|
|
MX6QDL_PAD_GPIO_2__MLB_DATA 0x71
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pwm0 {
|
|
|
|
pinctrl_pwm0_1: pwm0grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pwm3 {
|
|
|
|
pinctrl_pwm3_1: pwm3grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
spdif {
|
|
|
|
pinctrl_spdif_1: spdifgrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL3__SPDIF_IN 0x1b0b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_spdif_2: spdifgrp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_16__SPDIF_IN 0x1b0b0
|
|
|
|
MX6QDL_PAD_GPIO_17__SPDIF_OUT 0x1b0b0
|
|
|
|
>;
|
|
|
|
};
|
2013-07-11 13:58:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
uart1 {
|
|
|
|
pinctrl_uart1_1: uart1grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
uart2 {
|
|
|
|
pinctrl_uart2_1: uart2grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart2_2: uart2grp-2 { /* DTE mode */
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D26__UART2_RX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D27__UART2_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-12 15:56:11 +08:00
|
|
|
uart3 {
|
|
|
|
pinctrl_uart3_1: uart3grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD4_CLK__UART3_RX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_SD4_CMD__UART3_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D30__UART3_CTS_B 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_EB3__UART3_RTS_B 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
2013-07-12 20:49:31 +08:00
|
|
|
|
|
|
|
pinctrl_uart3_2: uart3grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_D23__UART3_CTS_B 0x1b0b1
|
|
|
|
MX6QDL_PAD_EIM_EB3__UART3_RTS_B 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
2013-07-12 15:56:11 +08:00
|
|
|
};
|
|
|
|
|
2013-07-11 13:58:36 +08:00
|
|
|
uart4 {
|
|
|
|
pinctrl_uart4_1: uart4grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
|
|
|
|
MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
usbotg {
|
|
|
|
pinctrl_usbotg_1: usbotggrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usbotg_2: usbotggrp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-12 11:38:50 +08:00
|
|
|
usbh2 {
|
|
|
|
pinctrl_usbh2_1: usbh2grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_RGMII_TXC__USB_H2_DATA 0x40013030
|
|
|
|
MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x40013030
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usbh2_2: usbh2grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE 0x40017030
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
usbh3 {
|
|
|
|
pinctrl_usbh3_1: usbh3grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_RGMII_RX_CTL__USB_H3_DATA 0x40013030
|
|
|
|
MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE 0x40013030
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usbh3_2: usbh3grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE 0x40017030
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-12 20:49:30 +08:00
|
|
|
usdhc1 {
|
|
|
|
pinctrl_usdhc1_1: usdhc1grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD1_CMD__SD1_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD1_CLK__SD1_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D0__SD1_DATA4 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D1__SD1_DATA5 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D2__SD1_DATA6 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D3__SD1_DATA7 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc1_2: usdhc1grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD1_CMD__SD1_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD1_CLK__SD1_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD1_DAT0__SD1_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD1_DAT1__SD1_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD1_DAT2__SD1_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD1_DAT3__SD1_DATA3 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-11 13:58:36 +08:00
|
|
|
usdhc2 {
|
|
|
|
pinctrl_usdhc2_1: usdhc2grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D4__SD2_DATA4 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D5__SD2_DATA5 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D6__SD2_DATA6 0x17059
|
|
|
|
MX6QDL_PAD_NANDF_D7__SD2_DATA7 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc2_2: usdhc2grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD2_CMD__SD2_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD2_CLK__SD2_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
usdhc3 {
|
|
|
|
pinctrl_usdhc3_1: usdhc3grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT4__SD3_DATA4 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT5__SD3_DATA5 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT6__SD3_DATA6 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT7__SD3_DATA7 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc3_2: usdhc3grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
usdhc4 {
|
|
|
|
pinctrl_usdhc4_1: usdhc4grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT6__SD4_DATA6 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT7__SD4_DATA7 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usdhc4_2: usdhc4grp-2 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
|
|
|
|
MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
|
|
|
|
MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
|
|
|
|
MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
weim {
|
|
|
|
pinctrl_weim_cs0_1: weim_cs0grp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_CS0__EIM_CS0_B 0xb0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_weim_nor_1: weim_norgrp-1 {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_EIM_OE__EIM_OE_B 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_RW__EIM_RW 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B 0xb060
|
|
|
|
/* data */
|
|
|
|
MX6QDL_PAD_EIM_D16__EIM_DATA16 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D17__EIM_DATA17 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D18__EIM_DATA18 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D19__EIM_DATA19 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D20__EIM_DATA20 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D21__EIM_DATA21 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D22__EIM_DATA22 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D23__EIM_DATA23 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D24__EIM_DATA24 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D25__EIM_DATA25 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D26__EIM_DATA26 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D27__EIM_DATA27 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D28__EIM_DATA28 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D29__EIM_DATA29 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D30__EIM_DATA30 0x1b0b0
|
|
|
|
MX6QDL_PAD_EIM_D31__EIM_DATA31 0x1b0b0
|
|
|
|
/* address */
|
|
|
|
MX6QDL_PAD_EIM_A23__EIM_ADDR23 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_A22__EIM_ADDR22 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_A21__EIM_ADDR21 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_A20__EIM_ADDR20 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_A19__EIM_ADDR19 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_A18__EIM_ADDR18 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_A17__EIM_ADDR17 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_A16__EIM_ADDR16 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA15__EIM_AD15 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA14__EIM_AD14 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA13__EIM_AD13 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA12__EIM_AD12 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA11__EIM_AD11 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA10__EIM_AD10 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA9__EIM_AD09 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA8__EIM_AD08 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA7__EIM_AD07 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA6__EIM_AD06 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA5__EIM_AD05 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA4__EIM_AD04 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA3__EIM_AD03 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA2__EIM_AD02 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA1__EIM_AD01 0xb0b1
|
|
|
|
MX6QDL_PAD_EIM_DA0__EIM_AD00 0xb0b1
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-03-28 23:23:35 +08:00
|
|
|
ldb: ldb@020e0008 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
compatible = "fsl,imx6q-ldb", "fsl,imx53-ldb";
|
|
|
|
gpr = <&gpr>;
|
|
|
|
status = "disabled";
|
|
|
|
|
|
|
|
lvds-channel@0 {
|
|
|
|
reg = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
lvds-channel@1 {
|
|
|
|
reg = <1>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
dcic1: dcic@020e4000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020e4000 0x4000>;
|
|
|
|
interrupts = <0 124 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
dcic2: dcic@020e8000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x020e8000 0x4000>;
|
|
|
|
interrupts = <0 125 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
sdma: sdma@020ec000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-sdma", "fsl,imx35-sdma";
|
|
|
|
reg = <0x020ec000 0x4000>;
|
|
|
|
interrupts = <0 2 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 155>, <&clks 155>;
|
|
|
|
clock-names = "ipg", "ahb";
|
2013-07-02 10:15:29 +08:00
|
|
|
#dma-cells = <3>;
|
2013-01-17 22:13:25 +08:00
|
|
|
fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
aips-bus@02100000 { /* AIPS2 */
|
|
|
|
compatible = "fsl,aips-bus", "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = <0x02100000 0x100000>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
caam@02100000 {
|
|
|
|
reg = <0x02100000 0x40000>;
|
|
|
|
interrupts = <0 105 0x04 0 106 0x04>;
|
|
|
|
};
|
|
|
|
|
|
|
|
aipstz@0217c000 { /* AIPSTZ2 */
|
|
|
|
reg = <0x0217c000 0x4000>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usbotg: usb@02184000 {
|
2012-07-12 14:21:41 +08:00
|
|
|
compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
|
|
|
|
reg = <0x02184000 0x200>;
|
|
|
|
interrupts = <0 43 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 162>;
|
2012-07-12 14:21:41 +08:00
|
|
|
fsl,usbphy = <&usbphy1>;
|
2012-09-14 14:42:45 +08:00
|
|
|
fsl,usbmisc = <&usbmisc 0>;
|
2012-07-12 14:21:41 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usbh1: usb@02184200 {
|
2012-07-12 14:21:41 +08:00
|
|
|
compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
|
|
|
|
reg = <0x02184200 0x200>;
|
|
|
|
interrupts = <0 40 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 162>;
|
2012-07-12 14:21:41 +08:00
|
|
|
fsl,usbphy = <&usbphy2>;
|
2012-09-14 14:42:45 +08:00
|
|
|
fsl,usbmisc = <&usbmisc 1>;
|
2012-07-12 14:21:41 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usbh2: usb@02184400 {
|
2012-07-12 14:21:41 +08:00
|
|
|
compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
|
|
|
|
reg = <0x02184400 0x200>;
|
|
|
|
interrupts = <0 41 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 162>;
|
2012-09-14 14:42:45 +08:00
|
|
|
fsl,usbmisc = <&usbmisc 2>;
|
2012-07-12 14:21:41 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usbh3: usb@02184600 {
|
2012-07-12 14:21:41 +08:00
|
|
|
compatible = "fsl,imx6q-usb", "fsl,imx27-usb";
|
|
|
|
reg = <0x02184600 0x200>;
|
|
|
|
interrupts = <0 42 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 162>;
|
2012-09-14 14:42:45 +08:00
|
|
|
fsl,usbmisc = <&usbmisc 3>;
|
2012-07-12 14:21:41 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2013-04-28 09:59:54 +08:00
|
|
|
usbmisc: usbmisc@02184800 {
|
2012-09-14 14:42:45 +08:00
|
|
|
#index-cells = <1>;
|
|
|
|
compatible = "fsl,imx6q-usbmisc";
|
|
|
|
reg = <0x02184800 0x200>;
|
|
|
|
clocks = <&clks 162>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
fec: ethernet@02188000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-fec";
|
|
|
|
reg = <0x02188000 0x4000>;
|
|
|
|
interrupts = <0 118 0x04 0 119 0x04>;
|
2013-02-05 14:21:06 +08:00
|
|
|
clocks = <&clks 117>, <&clks 117>, <&clks 190>;
|
2012-10-31 02:24:57 +08:00
|
|
|
clock-names = "ipg", "ahb", "ptp";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
mlb@0218c000 {
|
|
|
|
reg = <0x0218c000 0x4000>;
|
|
|
|
interrupts = <0 53 0x04 0 117 0x04 0 126 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usdhc1: usdhc@02190000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-usdhc";
|
|
|
|
reg = <0x02190000 0x4000>;
|
|
|
|
interrupts = <0 22 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 163>, <&clks 163>, <&clks 163>;
|
|
|
|
clock-names = "ipg", "ahb", "per";
|
2012-09-25 17:49:33 +08:00
|
|
|
bus-width = <4>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usdhc2: usdhc@02194000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-usdhc";
|
|
|
|
reg = <0x02194000 0x4000>;
|
|
|
|
interrupts = <0 23 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 164>, <&clks 164>, <&clks 164>;
|
|
|
|
clock-names = "ipg", "ahb", "per";
|
2012-09-25 17:49:33 +08:00
|
|
|
bus-width = <4>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usdhc3: usdhc@02198000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-usdhc";
|
|
|
|
reg = <0x02198000 0x4000>;
|
|
|
|
interrupts = <0 24 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 165>, <&clks 165>, <&clks 165>;
|
|
|
|
clock-names = "ipg", "ahb", "per";
|
2012-09-25 17:49:33 +08:00
|
|
|
bus-width = <4>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
usdhc4: usdhc@0219c000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-usdhc";
|
|
|
|
reg = <0x0219c000 0x4000>;
|
|
|
|
interrupts = <0 25 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 166>, <&clks 166>, <&clks 166>;
|
|
|
|
clock-names = "ipg", "ahb", "per";
|
2012-09-25 17:49:33 +08:00
|
|
|
bus-width = <4>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
i2c1: i2c@021a0000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-09-14 15:19:00 +08:00
|
|
|
compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x021a0000 0x4000>;
|
|
|
|
interrupts = <0 36 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 125>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
i2c2: i2c@021a4000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-09-14 15:19:00 +08:00
|
|
|
compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x021a4000 0x4000>;
|
|
|
|
interrupts = <0 37 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 126>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
i2c3: i2c@021a8000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-09-14 15:19:00 +08:00
|
|
|
compatible = "fsl,imx6q-i2c", "fsl,imx21-i2c";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x021a8000 0x4000>;
|
|
|
|
interrupts = <0 38 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 127>;
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
romcp@021ac000 {
|
|
|
|
reg = <0x021ac000 0x4000>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
mmdc0: mmdc@021b0000 { /* MMDC0 */
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-mmdc";
|
|
|
|
reg = <0x021b0000 0x4000>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
mmdc1: mmdc@021b4000 { /* MMDC1 */
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x021b4000 0x4000>;
|
|
|
|
};
|
|
|
|
|
2013-05-28 14:20:09 +08:00
|
|
|
weim: weim@021b8000 {
|
|
|
|
compatible = "fsl,imx6q-weim";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x021b8000 0x4000>;
|
|
|
|
interrupts = <0 14 0x04>;
|
2013-05-28 14:20:09 +08:00
|
|
|
clocks = <&clks 196>;
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
ocotp@021bc000 {
|
2013-01-08 14:25:14 +08:00
|
|
|
compatible = "fsl,imx6q-ocotp";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x021bc000 0x4000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
tzasc@021d0000 { /* TZASC1 */
|
|
|
|
reg = <0x021d0000 0x4000>;
|
|
|
|
interrupts = <0 108 0x04>;
|
|
|
|
};
|
|
|
|
|
|
|
|
tzasc@021d4000 { /* TZASC2 */
|
|
|
|
reg = <0x021d4000 0x4000>;
|
|
|
|
interrupts = <0 109 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-11-15 16:31:52 +08:00
|
|
|
audmux: audmux@021d8000 {
|
2012-05-02 10:32:26 +08:00
|
|
|
compatible = "fsl,imx6q-audmux", "fsl,imx31-audmux";
|
2011-09-06 13:53:26 +08:00
|
|
|
reg = <0x021d8000 0x4000>;
|
2012-05-02 10:32:26 +08:00
|
|
|
status = "disabled";
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
mipi@021dc000 { /* MIPI-CSI */
|
|
|
|
reg = <0x021dc000 0x4000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
mipi@021e0000 { /* MIPI-DSI */
|
|
|
|
reg = <0x021e0000 0x4000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
vdoa@021e4000 {
|
|
|
|
reg = <0x021e4000 0x4000>;
|
|
|
|
interrupts = <0 18 0x04>;
|
|
|
|
};
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart2: serial@021e8000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
|
reg = <0x021e8000 0x4000>;
|
|
|
|
interrupts = <0 27 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 160>, <&clks 161>;
|
|
|
|
clock-names = "ipg", "per";
|
2013-07-12 18:02:09 +08:00
|
|
|
dmas = <&sdma 27 4 0>, <&sdma 28 4 0>;
|
|
|
|
dma-names = "rx", "tx";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart3: serial@021ec000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
|
reg = <0x021ec000 0x4000>;
|
|
|
|
interrupts = <0 28 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 160>, <&clks 161>;
|
|
|
|
clock-names = "ipg", "per";
|
2013-07-12 18:02:09 +08:00
|
|
|
dmas = <&sdma 29 4 0>, <&sdma 30 4 0>;
|
|
|
|
dma-names = "rx", "tx";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart4: serial@021f0000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
|
reg = <0x021f0000 0x4000>;
|
|
|
|
interrupts = <0 29 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 160>, <&clks 161>;
|
|
|
|
clock-names = "ipg", "per";
|
2013-07-12 18:02:09 +08:00
|
|
|
dmas = <&sdma 31 4 0>, <&sdma 32 4 0>;
|
|
|
|
dma-names = "rx", "tx";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-04-02 14:39:26 +08:00
|
|
|
uart5: serial@021f4000 {
|
2011-09-06 13:53:26 +08:00
|
|
|
compatible = "fsl,imx6q-uart", "fsl,imx21-uart";
|
|
|
|
reg = <0x021f4000 0x4000>;
|
|
|
|
interrupts = <0 30 0x04>;
|
2012-08-22 21:36:28 +08:00
|
|
|
clocks = <&clks 160>, <&clks 161>;
|
|
|
|
clock-names = "ipg", "per";
|
2013-07-12 18:02:09 +08:00
|
|
|
dmas = <&sdma 33 4 0>, <&sdma 34 4 0>;
|
|
|
|
dma-names = "rx", "tx";
|
2011-09-06 13:53:26 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
2012-11-12 22:52:21 +08:00
|
|
|
|
|
|
|
ipu1: ipu@02400000 {
|
|
|
|
#crtc-cells = <1>;
|
|
|
|
compatible = "fsl,imx6q-ipu";
|
|
|
|
reg = <0x02400000 0x400000>;
|
|
|
|
interrupts = <0 6 0x4 0 5 0x4>;
|
|
|
|
clocks = <&clks 130>, <&clks 131>, <&clks 132>;
|
|
|
|
clock-names = "bus", "di0", "di1";
|
2013-03-29 00:35:20 +08:00
|
|
|
resets = <&src 2>;
|
2012-11-12 22:52:21 +08:00
|
|
|
};
|
2011-09-06 13:53:26 +08:00
|
|
|
};
|
|
|
|
};
|