2019-05-20 22:03:43 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2014-11-19 04:22:34 +08:00
|
|
|
/*
|
|
|
|
* Driver for Amlogic Meson IR remote receiver
|
|
|
|
*
|
|
|
|
* Copyright (C) 2014 Beniamino Galvani <b.galvani@gmail.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/device.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/of_platform.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/spinlock.h>
|
2017-04-13 03:30:48 +08:00
|
|
|
#include <linux/bitfield.h>
|
2014-11-19 04:22:34 +08:00
|
|
|
|
|
|
|
#include <media/rc-core.h>
|
|
|
|
|
|
|
|
#define DRIVER_NAME "meson-ir"
|
|
|
|
|
2016-08-20 17:54:22 +08:00
|
|
|
/* valid on all Meson platforms */
|
2014-11-19 04:22:34 +08:00
|
|
|
#define IR_DEC_LDR_ACTIVE 0x00
|
|
|
|
#define IR_DEC_LDR_IDLE 0x04
|
|
|
|
#define IR_DEC_LDR_REPEAT 0x08
|
|
|
|
#define IR_DEC_BIT_0 0x0c
|
|
|
|
#define IR_DEC_REG0 0x10
|
|
|
|
#define IR_DEC_FRAME 0x14
|
|
|
|
#define IR_DEC_STATUS 0x18
|
|
|
|
#define IR_DEC_REG1 0x1c
|
2016-08-20 17:54:22 +08:00
|
|
|
/* only available on Meson 8b and newer */
|
|
|
|
#define IR_DEC_REG2 0x20
|
2014-11-19 04:22:34 +08:00
|
|
|
|
2017-04-13 03:30:48 +08:00
|
|
|
#define REG0_RATE_MASK GENMASK(11, 0)
|
2014-11-19 04:22:34 +08:00
|
|
|
|
2016-08-20 17:54:22 +08:00
|
|
|
#define DECODE_MODE_NEC 0x0
|
|
|
|
#define DECODE_MODE_RAW 0x2
|
|
|
|
|
|
|
|
/* Meson 6b uses REG1 to configure the mode */
|
|
|
|
#define REG1_MODE_MASK GENMASK(8, 7)
|
|
|
|
#define REG1_MODE_SHIFT 7
|
|
|
|
|
|
|
|
/* Meson 8b / GXBB use REG2 to configure the mode */
|
|
|
|
#define REG2_MODE_MASK GENMASK(3, 0)
|
|
|
|
#define REG2_MODE_SHIFT 0
|
2014-11-19 04:22:34 +08:00
|
|
|
|
2017-04-13 03:30:48 +08:00
|
|
|
#define REG1_TIME_IV_MASK GENMASK(28, 16)
|
2014-11-19 04:22:34 +08:00
|
|
|
|
2017-04-13 03:30:48 +08:00
|
|
|
#define REG1_IRQSEL_MASK GENMASK(3, 2)
|
|
|
|
#define REG1_IRQSEL_NEC_MODE 0
|
|
|
|
#define REG1_IRQSEL_RISE_FALL 1
|
|
|
|
#define REG1_IRQSEL_FALL 2
|
|
|
|
#define REG1_IRQSEL_RISE 3
|
2014-11-19 04:22:34 +08:00
|
|
|
|
|
|
|
#define REG1_RESET BIT(0)
|
|
|
|
#define REG1_ENABLE BIT(15)
|
|
|
|
|
|
|
|
#define STATUS_IR_DEC_IN BIT(8)
|
|
|
|
|
|
|
|
#define MESON_TRATE 10 /* us */
|
|
|
|
|
|
|
|
struct meson_ir {
|
|
|
|
void __iomem *reg;
|
|
|
|
struct rc_dev *rc;
|
|
|
|
spinlock_t lock;
|
|
|
|
};
|
|
|
|
|
|
|
|
static void meson_ir_set_mask(struct meson_ir *ir, unsigned int reg,
|
|
|
|
u32 mask, u32 value)
|
|
|
|
{
|
|
|
|
u32 data;
|
|
|
|
|
|
|
|
data = readl(ir->reg + reg);
|
|
|
|
data &= ~mask;
|
|
|
|
data |= (value & mask);
|
|
|
|
writel(data, ir->reg + reg);
|
|
|
|
}
|
|
|
|
|
|
|
|
static irqreturn_t meson_ir_irq(int irqno, void *dev_id)
|
|
|
|
{
|
|
|
|
struct meson_ir *ir = dev_id;
|
2017-04-13 03:33:57 +08:00
|
|
|
u32 duration, status;
|
2018-08-22 03:57:52 +08:00
|
|
|
struct ir_raw_event rawir = {};
|
2014-11-19 04:22:34 +08:00
|
|
|
|
|
|
|
spin_lock(&ir->lock);
|
|
|
|
|
2017-04-13 03:33:57 +08:00
|
|
|
duration = readl_relaxed(ir->reg + IR_DEC_REG1);
|
2017-04-13 03:30:48 +08:00
|
|
|
duration = FIELD_GET(REG1_TIME_IV_MASK, duration);
|
2014-11-19 04:22:34 +08:00
|
|
|
rawir.duration = US_TO_NS(duration * MESON_TRATE);
|
|
|
|
|
2017-04-13 03:33:57 +08:00
|
|
|
status = readl_relaxed(ir->reg + IR_DEC_STATUS);
|
|
|
|
rawir.pulse = !!(status & STATUS_IR_DEC_IN);
|
2014-11-19 04:22:34 +08:00
|
|
|
|
2018-03-08 22:42:44 +08:00
|
|
|
ir_raw_event_store_with_timeout(ir->rc, &rawir);
|
2014-11-19 04:22:34 +08:00
|
|
|
|
|
|
|
spin_unlock(&ir->lock);
|
|
|
|
|
|
|
|
return IRQ_HANDLED;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int meson_ir_probe(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct device *dev = &pdev->dev;
|
|
|
|
struct device_node *node = dev->of_node;
|
|
|
|
struct resource *res;
|
|
|
|
const char *map_name;
|
|
|
|
struct meson_ir *ir;
|
2017-04-13 03:28:42 +08:00
|
|
|
int irq, ret;
|
2014-11-19 04:22:34 +08:00
|
|
|
|
|
|
|
ir = devm_kzalloc(dev, sizeof(struct meson_ir), GFP_KERNEL);
|
|
|
|
if (!ir)
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
ir->reg = devm_ioremap_resource(dev, res);
|
2019-06-18 17:13:09 +08:00
|
|
|
if (IS_ERR(ir->reg))
|
2014-11-19 04:22:34 +08:00
|
|
|
return PTR_ERR(ir->reg);
|
|
|
|
|
2017-04-13 03:28:42 +08:00
|
|
|
irq = platform_get_irq(pdev, 0);
|
2019-07-31 02:15:25 +08:00
|
|
|
if (irq < 0)
|
2017-04-13 03:28:42 +08:00
|
|
|
return irq;
|
2014-11-19 04:22:34 +08:00
|
|
|
|
2017-04-13 03:32:35 +08:00
|
|
|
ir->rc = devm_rc_allocate_device(dev, RC_DRIVER_IR_RAW);
|
2014-11-19 04:22:34 +08:00
|
|
|
if (!ir->rc) {
|
|
|
|
dev_err(dev, "failed to allocate rc device\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
ir->rc->priv = ir;
|
2017-07-02 00:13:19 +08:00
|
|
|
ir->rc->device_name = DRIVER_NAME;
|
2014-11-19 04:22:34 +08:00
|
|
|
ir->rc->input_phys = DRIVER_NAME "/input0";
|
|
|
|
ir->rc->input_id.bustype = BUS_HOST;
|
|
|
|
map_name = of_get_property(node, "linux,rc-map-name", NULL);
|
|
|
|
ir->rc->map_name = map_name ? map_name : RC_MAP_EMPTY;
|
2017-08-08 04:20:58 +08:00
|
|
|
ir->rc->allowed_protocols = RC_PROTO_BIT_ALL_IR_DECODER;
|
2014-11-19 04:22:34 +08:00
|
|
|
ir->rc->rx_resolution = US_TO_NS(MESON_TRATE);
|
2018-03-13 05:23:00 +08:00
|
|
|
ir->rc->min_timeout = 1;
|
|
|
|
ir->rc->timeout = IR_DEFAULT_TIMEOUT;
|
|
|
|
ir->rc->max_timeout = 10 * IR_DEFAULT_TIMEOUT;
|
2014-11-19 04:22:34 +08:00
|
|
|
ir->rc->driver_name = DRIVER_NAME;
|
|
|
|
|
|
|
|
spin_lock_init(&ir->lock);
|
|
|
|
platform_set_drvdata(pdev, ir);
|
|
|
|
|
2017-04-13 03:32:35 +08:00
|
|
|
ret = devm_rc_register_device(dev, ir->rc);
|
2014-11-19 04:22:34 +08:00
|
|
|
if (ret) {
|
|
|
|
dev_err(dev, "failed to register rc device\n");
|
2017-04-13 03:32:35 +08:00
|
|
|
return ret;
|
2014-11-19 04:22:34 +08:00
|
|
|
}
|
|
|
|
|
2017-04-13 03:34:50 +08:00
|
|
|
ret = devm_request_irq(dev, irq, meson_ir_irq, 0, NULL, ir);
|
2014-11-19 04:22:34 +08:00
|
|
|
if (ret) {
|
|
|
|
dev_err(dev, "failed to request irq\n");
|
2017-04-13 03:32:35 +08:00
|
|
|
return ret;
|
2014-11-19 04:22:34 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Reset the decoder */
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG1, REG1_RESET, REG1_RESET);
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG1, REG1_RESET, 0);
|
2016-08-20 17:54:22 +08:00
|
|
|
|
|
|
|
/* Set general operation mode (= raw/software decoding) */
|
|
|
|
if (of_device_is_compatible(node, "amlogic,meson6-ir"))
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG1, REG1_MODE_MASK,
|
2017-04-13 03:30:48 +08:00
|
|
|
FIELD_PREP(REG1_MODE_MASK, DECODE_MODE_RAW));
|
2016-08-20 17:54:22 +08:00
|
|
|
else
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG2, REG2_MODE_MASK,
|
2017-04-13 03:30:48 +08:00
|
|
|
FIELD_PREP(REG2_MODE_MASK, DECODE_MODE_RAW));
|
2016-08-20 17:54:22 +08:00
|
|
|
|
2014-11-19 04:22:34 +08:00
|
|
|
/* Set rate */
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG0, REG0_RATE_MASK, MESON_TRATE - 1);
|
|
|
|
/* IRQ on rising and falling edges */
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG1, REG1_IRQSEL_MASK,
|
2017-04-13 03:30:48 +08:00
|
|
|
FIELD_PREP(REG1_IRQSEL_MASK, REG1_IRQSEL_RISE_FALL));
|
2014-11-19 04:22:34 +08:00
|
|
|
/* Enable the decoder */
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG1, REG1_ENABLE, REG1_ENABLE);
|
|
|
|
|
|
|
|
dev_info(dev, "receiver initialized\n");
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int meson_ir_remove(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct meson_ir *ir = platform_get_drvdata(pdev);
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
/* Disable the decoder */
|
|
|
|
spin_lock_irqsave(&ir->lock, flags);
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG1, REG1_ENABLE, 0);
|
|
|
|
spin_unlock_irqrestore(&ir->lock, flags);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-04-25 15:41:09 +08:00
|
|
|
static void meson_ir_shutdown(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct device *dev = &pdev->dev;
|
|
|
|
struct device_node *node = dev->of_node;
|
|
|
|
struct meson_ir *ir = platform_get_drvdata(pdev);
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&ir->lock, flags);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Set operation mode to NEC/hardware decoding to give
|
|
|
|
* bootloader a chance to power the system back on
|
|
|
|
*/
|
|
|
|
if (of_device_is_compatible(node, "amlogic,meson6-ir"))
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG1, REG1_MODE_MASK,
|
|
|
|
DECODE_MODE_NEC << REG1_MODE_SHIFT);
|
|
|
|
else
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG2, REG2_MODE_MASK,
|
|
|
|
DECODE_MODE_NEC << REG2_MODE_SHIFT);
|
|
|
|
|
|
|
|
/* Set rate to default value */
|
|
|
|
meson_ir_set_mask(ir, IR_DEC_REG0, REG0_RATE_MASK, 0x13);
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&ir->lock, flags);
|
|
|
|
}
|
|
|
|
|
2014-11-19 04:22:34 +08:00
|
|
|
static const struct of_device_id meson_ir_match[] = {
|
|
|
|
{ .compatible = "amlogic,meson6-ir" },
|
2016-08-20 17:54:22 +08:00
|
|
|
{ .compatible = "amlogic,meson8b-ir" },
|
|
|
|
{ .compatible = "amlogic,meson-gxbb-ir" },
|
2014-11-19 04:22:34 +08:00
|
|
|
{ },
|
|
|
|
};
|
2016-10-17 23:44:10 +08:00
|
|
|
MODULE_DEVICE_TABLE(of, meson_ir_match);
|
2014-11-19 04:22:34 +08:00
|
|
|
|
|
|
|
static struct platform_driver meson_ir_driver = {
|
|
|
|
.probe = meson_ir_probe,
|
|
|
|
.remove = meson_ir_remove,
|
2017-04-25 15:41:09 +08:00
|
|
|
.shutdown = meson_ir_shutdown,
|
2014-11-19 04:22:34 +08:00
|
|
|
.driver = {
|
|
|
|
.name = DRIVER_NAME,
|
|
|
|
.of_match_table = meson_ir_match,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
module_platform_driver(meson_ir_driver);
|
|
|
|
|
|
|
|
MODULE_DESCRIPTION("Amlogic Meson IR remote receiver driver");
|
|
|
|
MODULE_AUTHOR("Beniamino Galvani <b.galvani@gmail.com>");
|
|
|
|
MODULE_LICENSE("GPL v2");
|