2008-03-18 16:02:50 +08:00
|
|
|
/*
|
2010-12-22 06:30:55 +08:00
|
|
|
* OMAP2/3/4 Power/Reset Management (PRM) bitfield definitions
|
2008-03-18 16:02:50 +08:00
|
|
|
*
|
2009-12-09 09:24:51 +08:00
|
|
|
* Copyright (C) 2007-2009 Texas Instruments, Inc.
|
2010-09-22 00:34:10 +08:00
|
|
|
* Copyright (C) 2010 Nokia Corporation
|
2008-03-18 16:02:50 +08:00
|
|
|
*
|
2010-12-22 06:30:55 +08:00
|
|
|
* Paul Walmsley
|
2008-03-18 16:02:50 +08:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
2010-12-22 06:30:55 +08:00
|
|
|
#ifndef __ARCH_ARM_MACH_OMAP2_PRM_H
|
|
|
|
#define __ARCH_ARM_MACH_OMAP2_PRM_H
|
2008-03-18 16:02:50 +08:00
|
|
|
|
|
|
|
#include "prcm-common.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* 24XX: PM_PWSTST_CORE, PM_PWSTST_GFX, PM_PWSTST_MPU, PM_PWSTST_DSP
|
|
|
|
*
|
|
|
|
* 2430: PM_PWSTST_MDM
|
|
|
|
*
|
|
|
|
* 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
|
|
|
|
* PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
|
|
|
|
* PM_PWSTST_NEON
|
|
|
|
*/
|
2010-05-19 08:40:23 +08:00
|
|
|
#define OMAP_INTRANSITION_MASK (1 << 20)
|
2008-03-18 16:02:50 +08:00
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
* 24XX: PM_PWSTST_GFX, PM_PWSTST_DSP
|
|
|
|
*
|
|
|
|
* 2430: PM_PWSTST_MDM
|
|
|
|
*
|
|
|
|
* 3430: PM_PWSTST_IVA2, PM_PWSTST_MPU, PM_PWSTST_CORE, PM_PWSTST_GFX,
|
|
|
|
* PM_PWSTST_DSS, PM_PWSTST_CAM, PM_PWSTST_PER, PM_PWSTST_EMU,
|
|
|
|
* PM_PWSTST_NEON
|
|
|
|
*/
|
|
|
|
#define OMAP_POWERSTATEST_SHIFT 0
|
|
|
|
#define OMAP_POWERSTATEST_MASK (0x3 << 0)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* 24XX: PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE, PM_PWSTCTRL_GFX,
|
|
|
|
* PM_PWSTCTRL_DSP, PM_PWSTST_MPU
|
|
|
|
*
|
|
|
|
* 2430: PM_PWSTCTRL_MDM shared bits
|
|
|
|
*
|
|
|
|
* 3430: PM_PWSTCTRL_IVA2, PM_PWSTCTRL_MPU, PM_PWSTCTRL_CORE,
|
|
|
|
* PM_PWSTCTRL_GFX, PM_PWSTCTRL_DSS, PM_PWSTCTRL_CAM, PM_PWSTCTRL_PER,
|
|
|
|
* PM_PWSTCTRL_NEON shared bits
|
|
|
|
*/
|
|
|
|
#define OMAP_POWERSTATE_SHIFT 0
|
|
|
|
#define OMAP_POWERSTATE_MASK (0x3 << 0)
|
|
|
|
|
ARM: OMAP2+: PRM: prepare for use of prm_ll_data function pointers
There are several PRM operations which behave similarly across OMAP2+
SoCs, but which have slight differences in their underlying
implementations. For example, to fetch the SoC's last reset sources,
different registers are read across OMAP2xxx, 3xxx, and 44xx, and
different bits are used on each SoC. But the information returned is
so similar that a single, common interface for drivers is useful.
This patch creates the support code for this function pointer
registration process. No function pointers are included yet, but a
subsequent patch will create one for the reset source API.
To illustrate the end goal with the above reset source example, each
per-SoC driver will use its own low-level implementation function --
e.g., prm2xxx.c would contain omap2xxx_prm_read_reset_sources(). This
function would read the appropriate register and remap the register
bits to a standard set of reset source bits. When the prm2xxx.c
driver is loaded, it would register this function with the common PRM
driver, prm.c. prm.c would then export a common function,
omap_prm_read_reset_sources(). Calling it would call through to the
function pointer for the currently-registered SoC PRM driver. This
will allow other drivers to use PRM-provided data and operations
without needing to know which SoC is currently in use.
Signed-off-by: Paul Walmsley <paul@pwsan.com>
2012-10-21 15:01:11 +08:00
|
|
|
#ifndef __ASSEMBLER__
|
|
|
|
|
|
|
|
/**
|
|
|
|
* struct prm_ll_data - fn ptrs to per-SoC PRM function implementations
|
|
|
|
*/
|
|
|
|
struct prm_ll_data {};
|
|
|
|
|
|
|
|
extern int prm_register(struct prm_ll_data *pld);
|
|
|
|
extern int prm_unregister(struct prm_ll_data *pld);
|
|
|
|
|
|
|
|
#endif
|
2008-03-18 16:02:50 +08:00
|
|
|
|
|
|
|
#endif
|