2018-01-27 02:50:27 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2013-09-26 11:24:47 +08:00
|
|
|
/*
|
|
|
|
|
* PCIe host controller driver for Freescale i.MX6 SoCs
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 2013 Kosagi
|
2020-06-27 18:30:50 +08:00
|
|
|
* https://www.kosagi.com
|
2013-09-26 11:24:47 +08:00
|
|
|
*
|
|
|
|
|
* Author: Sean Cross <xobs@kosagi.com>
|
|
|
|
|
*/
|
|
|
|
|
|
2019-02-02 08:15:23 +08:00
|
|
|
#include <linux/bitfield.h>
|
2013-09-26 11:24:47 +08:00
|
|
|
#include <linux/clk.h>
|
|
|
|
|
#include <linux/delay.h>
|
|
|
|
|
#include <linux/gpio.h>
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/mfd/syscon.h>
|
|
|
|
|
#include <linux/mfd/syscon/imx6q-iomuxc-gpr.h>
|
2017-03-28 23:42:49 +08:00
|
|
|
#include <linux/mfd/syscon/imx7-iomuxc-gpr.h>
|
2013-09-26 11:24:47 +08:00
|
|
|
#include <linux/module.h>
|
|
|
|
|
#include <linux/of_gpio.h>
|
2016-05-03 03:08:21 +08:00
|
|
|
#include <linux/of_device.h>
|
2019-02-05 08:17:41 +08:00
|
|
|
#include <linux/of_address.h>
|
2013-09-26 11:24:47 +08:00
|
|
|
#include <linux/pci.h>
|
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
|
#include <linux/regmap.h>
|
2017-06-08 16:07:42 +08:00
|
|
|
#include <linux/regulator/consumer.h>
|
2013-09-26 11:24:47 +08:00
|
|
|
#include <linux/resource.h>
|
|
|
|
|
#include <linux/signal.h>
|
|
|
|
|
#include <linux/types.h>
|
2014-03-29 00:52:59 +08:00
|
|
|
#include <linux/interrupt.h>
|
2017-03-28 23:42:49 +08:00
|
|
|
#include <linux/reset.h>
|
2018-10-09 02:06:21 +08:00
|
|
|
#include <linux/pm_domain.h>
|
|
|
|
|
#include <linux/pm_runtime.h>
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
#include "pcie-designware.h"
|
|
|
|
|
|
2019-02-02 08:15:23 +08:00
|
|
|
#define IMX8MQ_GPR_PCIE_REF_USE_PAD BIT(9)
|
|
|
|
|
#define IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN BIT(10)
|
|
|
|
|
#define IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE BIT(11)
|
|
|
|
|
#define IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE GENMASK(11, 8)
|
|
|
|
|
#define IMX8MQ_PCIE2_BASE_ADDR 0x33c00000
|
|
|
|
|
|
2017-02-15 21:18:14 +08:00
|
|
|
#define to_imx6_pcie(x) dev_get_drvdata((x)->dev)
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2016-05-03 03:08:21 +08:00
|
|
|
enum imx6_pcie_variants {
|
|
|
|
|
IMX6Q,
|
2016-05-03 03:09:10 +08:00
|
|
|
IMX6SX,
|
|
|
|
|
IMX6QP,
|
2017-03-28 23:42:49 +08:00
|
|
|
IMX7D,
|
2019-02-02 08:15:23 +08:00
|
|
|
IMX8MQ,
|
2016-05-03 03:08:21 +08:00
|
|
|
};
|
|
|
|
|
|
2019-02-02 08:15:21 +08:00
|
|
|
#define IMX6_PCIE_FLAG_IMX6_PHY BIT(0)
|
2019-02-02 08:15:22 +08:00
|
|
|
#define IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE BIT(1)
|
2019-04-15 08:46:31 +08:00
|
|
|
#define IMX6_PCIE_FLAG_SUPPORTS_SUSPEND BIT(2)
|
2019-02-02 08:15:21 +08:00
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
struct imx6_pcie_drvdata {
|
|
|
|
|
enum imx6_pcie_variants variant;
|
2019-02-02 08:15:21 +08:00
|
|
|
u32 flags;
|
2019-07-26 22:40:07 +08:00
|
|
|
int dbi_length;
|
2016-05-03 03:08:21 +08:00
|
|
|
};
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
struct imx6_pcie {
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci;
|
2016-03-29 05:45:36 +08:00
|
|
|
int reset_gpio;
|
PCI: imx6: Add reset-gpio-active-high boolean property to DT
Currently the reset-gpio DT property which controls the PCI bus device
reset signal defaults to active-low reset sequence (L=reset state,
H=operation state) plus the code in reset function isn't GPIO polarity
aware - it doesn't matter if the defined reset-gpio is active-low or
active-high, it will always result into active-low reset sequence.
I've tried to fix it properly and change the reset-gpio reset sequence to
be polarity-aware, but this patch has been accepted and then reverted as it
has introduced few backward incompatible issues:
1. Some DTBs, for example, imx6qdl-sabresd, don't define reset-gpio
polarity correctly:
reset-gpio = <&gpio7 12 0>;
which means that it's defined as active-high, but in reality it's
active-low; thus it wouldn't work without a DTS fix.
2. The logic in the reset function is inverted:
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 0)
msleep(100);
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 1);
so even if some of the i.MX6 boards had reset-gpio polarity defined
correctly in their DTSes, they would stop working.
As we can't break old DTBs, we can't fix them, so we need to introduce this
new DT reset-gpio-active-high boolean property so we can support boards
with active-high reset sequence.
This active-high reset sequence is for example needed on Apalis SoMs, where
GPIO1_IO28, used to PCIe reset is not connected directly to PERST# PCIe
signal, but it's ORed with RESETBMCU coming off the PMIC, and thus is
inverted, active-high.
Tested-by: Tim Harvey <tharvey@gateworks.com> # Gateworks Ventana boards (which have active-low PERST#)
Signed-off-by: Petr Štetiar <ynezz@true.cz>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Rob Herring <robh@kernel.org>
2016-04-20 08:42:07 +08:00
|
|
|
bool gpio_active_high;
|
2014-03-29 00:52:55 +08:00
|
|
|
struct clk *pcie_bus;
|
|
|
|
|
struct clk *pcie_phy;
|
2016-04-06 05:53:27 +08:00
|
|
|
struct clk *pcie_inbound_axi;
|
2014-03-29 00:52:55 +08:00
|
|
|
struct clk *pcie;
|
2019-02-12 09:51:08 +08:00
|
|
|
struct clk *pcie_aux;
|
2013-09-26 11:24:47 +08:00
|
|
|
struct regmap *iomuxc_gpr;
|
2019-02-02 08:15:23 +08:00
|
|
|
u32 controller_id;
|
2017-03-28 23:42:49 +08:00
|
|
|
struct reset_control *pciephy_reset;
|
|
|
|
|
struct reset_control *apps_reset;
|
2018-07-19 22:02:10 +08:00
|
|
|
struct reset_control *turnoff_reset;
|
2016-01-15 23:24:35 +08:00
|
|
|
u32 tx_deemph_gen1;
|
|
|
|
|
u32 tx_deemph_gen2_3p5db;
|
|
|
|
|
u32 tx_deemph_gen2_6db;
|
|
|
|
|
u32 tx_swing_full;
|
|
|
|
|
u32 tx_swing_low;
|
2016-04-20 08:52:44 +08:00
|
|
|
int link_gen;
|
2017-06-08 16:07:42 +08:00
|
|
|
struct regulator *vpcie;
|
2019-02-05 08:17:41 +08:00
|
|
|
void __iomem *phy_base;
|
2018-10-09 02:06:21 +08:00
|
|
|
|
|
|
|
|
/* power domain for pcie */
|
|
|
|
|
struct device *pd_pcie;
|
|
|
|
|
/* power domain for pcie phy */
|
|
|
|
|
struct device *pd_pcie_phy;
|
2019-02-02 08:15:20 +08:00
|
|
|
const struct imx6_pcie_drvdata *drvdata;
|
2013-09-26 11:24:47 +08:00
|
|
|
};
|
|
|
|
|
|
2017-03-28 23:42:49 +08:00
|
|
|
/* Parameters for the waiting for PCIe PHY PLL to lock on i.MX7 */
|
|
|
|
|
#define PHY_PLL_LOCK_WAIT_USLEEP_MAX 200
|
2019-04-15 08:46:22 +08:00
|
|
|
#define PHY_PLL_LOCK_WAIT_TIMEOUT (2000 * PHY_PLL_LOCK_WAIT_USLEEP_MAX)
|
2017-03-28 23:42:49 +08:00
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
/* PCIe Port Logic registers (memory-mapped) */
|
|
|
|
|
#define PL_OFFSET 0x700
|
|
|
|
|
|
|
|
|
|
#define PCIE_PHY_CTRL (PL_OFFSET + 0x114)
|
2019-04-15 08:46:28 +08:00
|
|
|
#define PCIE_PHY_CTRL_DATA(x) FIELD_PREP(GENMASK(15, 0), (x))
|
|
|
|
|
#define PCIE_PHY_CTRL_CAP_ADR BIT(16)
|
|
|
|
|
#define PCIE_PHY_CTRL_CAP_DAT BIT(17)
|
|
|
|
|
#define PCIE_PHY_CTRL_WR BIT(18)
|
|
|
|
|
#define PCIE_PHY_CTRL_RD BIT(19)
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
#define PCIE_PHY_STAT (PL_OFFSET + 0x110)
|
2019-04-15 08:46:29 +08:00
|
|
|
#define PCIE_PHY_STAT_ACK BIT(16)
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* PHY registers (not memory-mapped) */
|
2018-07-31 18:21:49 +08:00
|
|
|
#define PCIE_PHY_ATEOVRD 0x10
|
2019-04-15 08:46:27 +08:00
|
|
|
#define PCIE_PHY_ATEOVRD_EN BIT(2)
|
2018-07-31 18:21:49 +08:00
|
|
|
#define PCIE_PHY_ATEOVRD_REF_CLKDIV_SHIFT 0
|
|
|
|
|
#define PCIE_PHY_ATEOVRD_REF_CLKDIV_MASK 0x1
|
|
|
|
|
|
|
|
|
|
#define PCIE_PHY_MPLL_OVRD_IN_LO 0x11
|
|
|
|
|
#define PCIE_PHY_MPLL_MULTIPLIER_SHIFT 2
|
|
|
|
|
#define PCIE_PHY_MPLL_MULTIPLIER_MASK 0x7f
|
2019-04-15 08:46:27 +08:00
|
|
|
#define PCIE_PHY_MPLL_MULTIPLIER_OVRD BIT(9)
|
2018-07-31 18:21:49 +08:00
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
#define PCIE_PHY_RX_ASIC_OUT 0x100D
|
2015-09-11 20:08:53 +08:00
|
|
|
#define PCIE_PHY_RX_ASIC_OUT_VALID (1 << 0)
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-02-05 08:17:41 +08:00
|
|
|
/* iMX7 PCIe PHY registers */
|
|
|
|
|
#define PCIE_PHY_CMN_REG4 0x14
|
|
|
|
|
/* These are probably the bits that *aren't* DCC_FB_EN */
|
|
|
|
|
#define PCIE_PHY_CMN_REG4_DCC_FB_EN 0x29
|
|
|
|
|
|
|
|
|
|
#define PCIE_PHY_CMN_REG15 0x54
|
|
|
|
|
#define PCIE_PHY_CMN_REG15_DLY_4 BIT(2)
|
|
|
|
|
#define PCIE_PHY_CMN_REG15_PLL_PD BIT(5)
|
|
|
|
|
#define PCIE_PHY_CMN_REG15_OVRD_PLL_PD BIT(7)
|
|
|
|
|
|
|
|
|
|
#define PCIE_PHY_CMN_REG24 0x90
|
|
|
|
|
#define PCIE_PHY_CMN_REG24_RX_EQ BIT(6)
|
|
|
|
|
#define PCIE_PHY_CMN_REG24_RX_EQ_SEL BIT(3)
|
|
|
|
|
|
|
|
|
|
#define PCIE_PHY_CMN_REG26 0x98
|
|
|
|
|
#define PCIE_PHY_CMN_REG26_ATT_MODE 0xBC
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
#define PHY_RX_OVRD_IN_LO 0x1005
|
2019-04-15 08:46:27 +08:00
|
|
|
#define PHY_RX_OVRD_IN_LO_RX_DATA_EN BIT(5)
|
|
|
|
|
#define PHY_RX_OVRD_IN_LO_RX_PLL_EN BIT(3)
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-04-15 08:46:29 +08:00
|
|
|
static int pcie_phy_poll_ack(struct imx6_pcie *imx6_pcie, bool exp_val)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
2019-04-15 08:46:29 +08:00
|
|
|
bool val;
|
2013-09-26 11:24:47 +08:00
|
|
|
u32 max_iterations = 10;
|
|
|
|
|
u32 wait_counter = 0;
|
|
|
|
|
|
|
|
|
|
do {
|
2019-04-15 08:46:29 +08:00
|
|
|
val = dw_pcie_readl_dbi(pci, PCIE_PHY_STAT) &
|
|
|
|
|
PCIE_PHY_STAT_ACK;
|
2013-09-26 11:24:47 +08:00
|
|
|
wait_counter++;
|
|
|
|
|
|
|
|
|
|
if (val == exp_val)
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
|
|
udelay(1);
|
|
|
|
|
} while (wait_counter < max_iterations);
|
|
|
|
|
|
|
|
|
|
return -ETIMEDOUT;
|
|
|
|
|
}
|
|
|
|
|
|
2016-10-12 11:09:32 +08:00
|
|
|
static int pcie_phy_wait_ack(struct imx6_pcie *imx6_pcie, int addr)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
2013-09-26 11:24:47 +08:00
|
|
|
u32 val;
|
|
|
|
|
int ret;
|
|
|
|
|
|
2019-04-15 08:46:28 +08:00
|
|
|
val = PCIE_PHY_CTRL_DATA(addr);
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, val);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-04-15 08:46:28 +08:00
|
|
|
val |= PCIE_PHY_CTRL_CAP_ADR;
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, val);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-04-15 08:46:29 +08:00
|
|
|
ret = pcie_phy_poll_ack(imx6_pcie, true);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
2019-04-15 08:46:28 +08:00
|
|
|
val = PCIE_PHY_CTRL_DATA(addr);
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, val);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-04-15 08:46:29 +08:00
|
|
|
return pcie_phy_poll_ack(imx6_pcie, false);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Read from the 16-bit PCIe PHY control registers (not memory-mapped) */
|
2019-04-15 08:46:30 +08:00
|
|
|
static int pcie_phy_read(struct imx6_pcie *imx6_pcie, int addr, u16 *data)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
2019-04-15 08:46:30 +08:00
|
|
|
u32 phy_ctl;
|
2013-09-26 11:24:47 +08:00
|
|
|
int ret;
|
|
|
|
|
|
2016-10-12 11:09:32 +08:00
|
|
|
ret = pcie_phy_wait_ack(imx6_pcie, addr);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
/* assert Read signal */
|
2019-04-15 08:46:28 +08:00
|
|
|
phy_ctl = PCIE_PHY_CTRL_RD;
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, phy_ctl);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-04-15 08:46:29 +08:00
|
|
|
ret = pcie_phy_poll_ack(imx6_pcie, true);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
2019-04-15 08:46:30 +08:00
|
|
|
*data = dw_pcie_readl_dbi(pci, PCIE_PHY_STAT);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* deassert Read signal */
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, 0x00);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-04-15 08:46:29 +08:00
|
|
|
return pcie_phy_poll_ack(imx6_pcie, false);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2019-04-15 08:46:30 +08:00
|
|
|
static int pcie_phy_write(struct imx6_pcie *imx6_pcie, int addr, u16 data)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
2013-09-26 11:24:47 +08:00
|
|
|
u32 var;
|
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
/* write addr */
|
|
|
|
|
/* cap addr */
|
2016-10-12 11:09:32 +08:00
|
|
|
ret = pcie_phy_wait_ack(imx6_pcie, addr);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
2019-04-15 08:46:28 +08:00
|
|
|
var = PCIE_PHY_CTRL_DATA(data);
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* capture data */
|
2019-04-15 08:46:28 +08:00
|
|
|
var |= PCIE_PHY_CTRL_CAP_DAT;
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-04-15 08:46:29 +08:00
|
|
|
ret = pcie_phy_poll_ack(imx6_pcie, true);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
/* deassert cap data */
|
2019-04-15 08:46:28 +08:00
|
|
|
var = PCIE_PHY_CTRL_DATA(data);
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* wait for ack de-assertion */
|
2019-04-15 08:46:29 +08:00
|
|
|
ret = pcie_phy_poll_ack(imx6_pcie, false);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
/* assert wr signal */
|
2019-04-15 08:46:28 +08:00
|
|
|
var = PCIE_PHY_CTRL_WR;
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* wait for ack */
|
2019-04-15 08:46:29 +08:00
|
|
|
ret = pcie_phy_poll_ack(imx6_pcie, true);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
|
|
/* deassert wr signal */
|
2019-04-15 08:46:28 +08:00
|
|
|
var = PCIE_PHY_CTRL_DATA(data);
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, var);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* wait for ack de-assertion */
|
2019-04-15 08:46:29 +08:00
|
|
|
ret = pcie_phy_poll_ack(imx6_pcie, false);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
2017-02-15 21:18:14 +08:00
|
|
|
dw_pcie_writel_dbi(pci, PCIE_PHY_CTRL, 0x0);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2016-10-12 11:06:47 +08:00
|
|
|
static void imx6_pcie_reset_phy(struct imx6_pcie *imx6_pcie)
|
2016-01-16 02:56:47 +08:00
|
|
|
{
|
2019-04-15 08:46:30 +08:00
|
|
|
u16 tmp;
|
2016-01-16 02:56:47 +08:00
|
|
|
|
2019-02-02 08:15:21 +08:00
|
|
|
if (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_IMX6_PHY))
|
|
|
|
|
return;
|
|
|
|
|
|
2016-10-12 11:09:32 +08:00
|
|
|
pcie_phy_read(imx6_pcie, PHY_RX_OVRD_IN_LO, &tmp);
|
2016-01-16 02:56:47 +08:00
|
|
|
tmp |= (PHY_RX_OVRD_IN_LO_RX_DATA_EN |
|
|
|
|
|
PHY_RX_OVRD_IN_LO_RX_PLL_EN);
|
2016-10-12 11:09:32 +08:00
|
|
|
pcie_phy_write(imx6_pcie, PHY_RX_OVRD_IN_LO, tmp);
|
2016-01-16 02:56:47 +08:00
|
|
|
|
|
|
|
|
usleep_range(2000, 3000);
|
|
|
|
|
|
2016-10-12 11:09:32 +08:00
|
|
|
pcie_phy_read(imx6_pcie, PHY_RX_OVRD_IN_LO, &tmp);
|
2016-01-16 02:56:47 +08:00
|
|
|
tmp &= ~(PHY_RX_OVRD_IN_LO_RX_DATA_EN |
|
|
|
|
|
PHY_RX_OVRD_IN_LO_RX_PLL_EN);
|
2016-10-12 11:09:32 +08:00
|
|
|
pcie_phy_write(imx6_pcie, PHY_RX_OVRD_IN_LO, tmp);
|
2016-01-16 02:56:47 +08:00
|
|
|
}
|
|
|
|
|
|
2019-02-02 08:15:23 +08:00
|
|
|
#ifdef CONFIG_ARM
|
2013-09-26 11:24:47 +08:00
|
|
|
/* Added for PCI abort handling */
|
|
|
|
|
static int imx6q_pcie_abort_handler(unsigned long addr,
|
|
|
|
|
unsigned int fsr, struct pt_regs *regs)
|
|
|
|
|
{
|
2017-05-23 06:06:30 +08:00
|
|
|
unsigned long pc = instruction_pointer(regs);
|
|
|
|
|
unsigned long instr = *(unsigned long *)pc;
|
|
|
|
|
int reg = (instr >> 12) & 15;
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* If the instruction being executed was a read,
|
|
|
|
|
* make it look like it read all-ones.
|
|
|
|
|
*/
|
|
|
|
|
if ((instr & 0x0c100000) == 0x04100000) {
|
|
|
|
|
unsigned long val;
|
|
|
|
|
|
|
|
|
|
if (instr & 0x00400000)
|
|
|
|
|
val = 255;
|
|
|
|
|
else
|
|
|
|
|
val = -1;
|
|
|
|
|
|
|
|
|
|
regs->uregs[reg] = val;
|
|
|
|
|
regs->ARM_pc += 4;
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if ((instr & 0x0e100090) == 0x00100090) {
|
|
|
|
|
regs->uregs[reg] = -1;
|
|
|
|
|
regs->ARM_pc += 4;
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 1;
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
2019-02-02 08:15:23 +08:00
|
|
|
#endif
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2018-10-09 02:06:21 +08:00
|
|
|
static int imx6_pcie_attach_pd(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
|
|
|
|
|
struct device_link *link;
|
|
|
|
|
|
|
|
|
|
/* Do nothing when in a single power domain */
|
|
|
|
|
if (dev->pm_domain)
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
|
|
imx6_pcie->pd_pcie = dev_pm_domain_attach_by_name(dev, "pcie");
|
|
|
|
|
if (IS_ERR(imx6_pcie->pd_pcie))
|
|
|
|
|
return PTR_ERR(imx6_pcie->pd_pcie);
|
2019-02-01 04:59:50 +08:00
|
|
|
/* Do nothing when power domain missing */
|
|
|
|
|
if (!imx6_pcie->pd_pcie)
|
|
|
|
|
return 0;
|
2018-10-09 02:06:21 +08:00
|
|
|
link = device_link_add(dev, imx6_pcie->pd_pcie,
|
|
|
|
|
DL_FLAG_STATELESS |
|
|
|
|
|
DL_FLAG_PM_RUNTIME |
|
|
|
|
|
DL_FLAG_RPM_ACTIVE);
|
|
|
|
|
if (!link) {
|
|
|
|
|
dev_err(dev, "Failed to add device_link to pcie pd.\n");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
imx6_pcie->pd_pcie_phy = dev_pm_domain_attach_by_name(dev, "pcie_phy");
|
|
|
|
|
if (IS_ERR(imx6_pcie->pd_pcie_phy))
|
|
|
|
|
return PTR_ERR(imx6_pcie->pd_pcie_phy);
|
|
|
|
|
|
2019-02-01 04:59:56 +08:00
|
|
|
link = device_link_add(dev, imx6_pcie->pd_pcie_phy,
|
2018-10-09 02:06:21 +08:00
|
|
|
DL_FLAG_STATELESS |
|
|
|
|
|
DL_FLAG_PM_RUNTIME |
|
|
|
|
|
DL_FLAG_RPM_ACTIVE);
|
2019-02-01 04:59:56 +08:00
|
|
|
if (!link) {
|
|
|
|
|
dev_err(dev, "Failed to add device_link to pcie_phy pd.\n");
|
|
|
|
|
return -EINVAL;
|
2018-10-09 02:06:21 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2016-10-07 02:35:17 +08:00
|
|
|
static void imx6_pcie_assert_core_reset(struct imx6_pcie *imx6_pcie)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-06-08 16:07:42 +08:00
|
|
|
struct device *dev = imx6_pcie->pci->dev;
|
|
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2017-03-28 23:42:49 +08:00
|
|
|
case IMX7D:
|
2019-02-02 08:15:23 +08:00
|
|
|
case IMX8MQ:
|
2017-03-28 23:42:49 +08:00
|
|
|
reset_control_assert(imx6_pcie->pciephy_reset);
|
|
|
|
|
reset_control_assert(imx6_pcie->apps_reset);
|
|
|
|
|
break;
|
2016-05-03 03:08:21 +08:00
|
|
|
case IMX6SX:
|
2016-04-06 05:53:27 +08:00
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6SX_GPR12_PCIE_TEST_POWERDOWN,
|
|
|
|
|
IMX6SX_GPR12_PCIE_TEST_POWERDOWN);
|
|
|
|
|
/* Force PCIe PHY reset */
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5,
|
|
|
|
|
IMX6SX_GPR5_PCIE_BTNRST_RESET,
|
|
|
|
|
IMX6SX_GPR5_PCIE_BTNRST_RESET);
|
2016-05-03 03:08:21 +08:00
|
|
|
break;
|
2016-05-03 03:09:10 +08:00
|
|
|
case IMX6QP:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
|
|
|
|
|
IMX6Q_GPR1_PCIE_SW_RST,
|
|
|
|
|
IMX6Q_GPR1_PCIE_SW_RST);
|
|
|
|
|
break;
|
2016-05-03 03:08:21 +08:00
|
|
|
case IMX6Q:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
|
|
|
|
|
IMX6Q_GPR1_PCIE_TEST_PD, 1 << 18);
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
|
|
|
|
|
IMX6Q_GPR1_PCIE_REF_CLK_EN, 0 << 16);
|
|
|
|
|
break;
|
2014-08-01 02:16:05 +08:00
|
|
|
}
|
2017-06-08 16:07:42 +08:00
|
|
|
|
|
|
|
|
if (imx6_pcie->vpcie && regulator_is_enabled(imx6_pcie->vpcie) > 0) {
|
|
|
|
|
int ret = regulator_disable(imx6_pcie->vpcie);
|
|
|
|
|
|
|
|
|
|
if (ret)
|
|
|
|
|
dev_err(dev, "failed to disable vpcie regulator: %d\n",
|
|
|
|
|
ret);
|
|
|
|
|
}
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2019-02-02 08:15:23 +08:00
|
|
|
static unsigned int imx6_pcie_grp_offset(const struct imx6_pcie *imx6_pcie)
|
|
|
|
|
{
|
|
|
|
|
WARN_ON(imx6_pcie->drvdata->variant != IMX8MQ);
|
|
|
|
|
return imx6_pcie->controller_id == 1 ? IOMUXC_GPR16 : IOMUXC_GPR14;
|
|
|
|
|
}
|
|
|
|
|
|
2016-03-14 07:30:55 +08:00
|
|
|
static int imx6_pcie_enable_ref_clk(struct imx6_pcie *imx6_pcie)
|
|
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
|
|
|
|
struct device *dev = pci->dev;
|
2019-02-02 08:15:23 +08:00
|
|
|
unsigned int offset;
|
2016-05-03 03:08:21 +08:00
|
|
|
int ret = 0;
|
2016-04-06 05:53:27 +08:00
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2016-05-03 03:08:21 +08:00
|
|
|
case IMX6SX:
|
2016-04-06 05:53:27 +08:00
|
|
|
ret = clk_prepare_enable(imx6_pcie->pcie_inbound_axi);
|
|
|
|
|
if (ret) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "unable to enable pcie_axi clock\n");
|
2016-05-03 03:08:21 +08:00
|
|
|
break;
|
2016-04-06 05:53:27 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6SX_GPR12_PCIE_TEST_POWERDOWN, 0);
|
2016-05-03 03:08:21 +08:00
|
|
|
break;
|
2018-05-10 01:01:48 +08:00
|
|
|
case IMX6QP: /* FALLTHROUGH */
|
2016-05-03 03:08:21 +08:00
|
|
|
case IMX6Q:
|
|
|
|
|
/* power up core phy and enable ref clock */
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
|
|
|
|
|
IMX6Q_GPR1_PCIE_TEST_PD, 0 << 18);
|
|
|
|
|
/*
|
|
|
|
|
* the async reset input need ref clock to sync internally,
|
|
|
|
|
* when the ref clock comes after reset, internal synced
|
|
|
|
|
* reset time is too short, cannot meet the requirement.
|
|
|
|
|
* add one ~10us delay here.
|
|
|
|
|
*/
|
2019-04-15 08:46:32 +08:00
|
|
|
usleep_range(10, 100);
|
2016-05-03 03:08:21 +08:00
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
|
|
|
|
|
IMX6Q_GPR1_PCIE_REF_CLK_EN, 1 << 16);
|
|
|
|
|
break;
|
2017-03-28 23:42:49 +08:00
|
|
|
case IMX7D:
|
|
|
|
|
break;
|
2019-02-02 08:15:23 +08:00
|
|
|
case IMX8MQ:
|
2019-02-12 09:51:08 +08:00
|
|
|
ret = clk_prepare_enable(imx6_pcie->pcie_aux);
|
|
|
|
|
if (ret) {
|
|
|
|
|
dev_err(dev, "unable to enable pcie_aux clock\n");
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
|
2019-02-02 08:15:23 +08:00
|
|
|
offset = imx6_pcie_grp_offset(imx6_pcie);
|
|
|
|
|
/*
|
|
|
|
|
* Set the over ride low and enabled
|
|
|
|
|
* make sure that REF_CLK is turned on.
|
|
|
|
|
*/
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, offset,
|
|
|
|
|
IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE,
|
|
|
|
|
0);
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, offset,
|
|
|
|
|
IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN,
|
|
|
|
|
IMX8MQ_GPR_PCIE_CLK_REQ_OVERRIDE_EN);
|
|
|
|
|
break;
|
2016-04-06 05:53:27 +08:00
|
|
|
}
|
|
|
|
|
|
2016-05-03 03:08:21 +08:00
|
|
|
return ret;
|
2016-03-14 07:30:55 +08:00
|
|
|
}
|
|
|
|
|
|
2017-03-28 23:42:49 +08:00
|
|
|
static void imx7d_pcie_wait_for_phy_pll_lock(struct imx6_pcie *imx6_pcie)
|
|
|
|
|
{
|
|
|
|
|
u32 val;
|
|
|
|
|
struct device *dev = imx6_pcie->pci->dev;
|
|
|
|
|
|
2019-04-15 08:46:22 +08:00
|
|
|
if (regmap_read_poll_timeout(imx6_pcie->iomuxc_gpr,
|
|
|
|
|
IOMUXC_GPR22, val,
|
|
|
|
|
val & IMX7D_GPR22_PCIE_PHY_PLL_LOCKED,
|
|
|
|
|
PHY_PLL_LOCK_WAIT_USLEEP_MAX,
|
|
|
|
|
PHY_PLL_LOCK_WAIT_TIMEOUT))
|
|
|
|
|
dev_err(dev, "PCIe PLL lock timeout\n");
|
2017-03-28 23:42:49 +08:00
|
|
|
}
|
|
|
|
|
|
2016-10-07 02:35:17 +08:00
|
|
|
static void imx6_pcie_deassert_core_reset(struct imx6_pcie *imx6_pcie)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
|
|
|
|
struct device *dev = pci->dev;
|
2013-09-26 11:24:47 +08:00
|
|
|
int ret;
|
|
|
|
|
|
2017-06-08 16:07:42 +08:00
|
|
|
if (imx6_pcie->vpcie && !regulator_is_enabled(imx6_pcie->vpcie)) {
|
|
|
|
|
ret = regulator_enable(imx6_pcie->vpcie);
|
|
|
|
|
if (ret) {
|
|
|
|
|
dev_err(dev, "failed to enable vpcie regulator: %d\n",
|
|
|
|
|
ret);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2014-03-29 00:52:55 +08:00
|
|
|
ret = clk_prepare_enable(imx6_pcie->pcie_phy);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "unable to enable pcie_phy clock\n");
|
2017-06-08 16:07:42 +08:00
|
|
|
goto err_pcie_phy;
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2014-03-29 00:52:55 +08:00
|
|
|
ret = clk_prepare_enable(imx6_pcie->pcie_bus);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "unable to enable pcie_bus clock\n");
|
2014-03-29 00:52:55 +08:00
|
|
|
goto err_pcie_bus;
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2014-03-29 00:52:55 +08:00
|
|
|
ret = clk_prepare_enable(imx6_pcie->pcie);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "unable to enable pcie clock\n");
|
2014-03-29 00:52:55 +08:00
|
|
|
goto err_pcie;
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2016-03-14 07:30:55 +08:00
|
|
|
ret = imx6_pcie_enable_ref_clk(imx6_pcie);
|
|
|
|
|
if (ret) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "unable to enable pcie ref clock\n");
|
2016-03-14 07:30:55 +08:00
|
|
|
goto err_ref_clk;
|
|
|
|
|
}
|
2014-08-08 14:36:40 +08:00
|
|
|
|
2014-10-27 13:17:32 +08:00
|
|
|
/* allow the clocks to stabilize */
|
|
|
|
|
usleep_range(200, 500);
|
|
|
|
|
|
2013-12-13 05:50:03 +08:00
|
|
|
/* Some boards don't have PCIe reset GPIO. */
|
2016-03-29 05:45:36 +08:00
|
|
|
if (gpio_is_valid(imx6_pcie->reset_gpio)) {
|
PCI: imx6: Add reset-gpio-active-high boolean property to DT
Currently the reset-gpio DT property which controls the PCI bus device
reset signal defaults to active-low reset sequence (L=reset state,
H=operation state) plus the code in reset function isn't GPIO polarity
aware - it doesn't matter if the defined reset-gpio is active-low or
active-high, it will always result into active-low reset sequence.
I've tried to fix it properly and change the reset-gpio reset sequence to
be polarity-aware, but this patch has been accepted and then reverted as it
has introduced few backward incompatible issues:
1. Some DTBs, for example, imx6qdl-sabresd, don't define reset-gpio
polarity correctly:
reset-gpio = <&gpio7 12 0>;
which means that it's defined as active-high, but in reality it's
active-low; thus it wouldn't work without a DTS fix.
2. The logic in the reset function is inverted:
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 0)
msleep(100);
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 1);
so even if some of the i.MX6 boards had reset-gpio polarity defined
correctly in their DTSes, they would stop working.
As we can't break old DTBs, we can't fix them, so we need to introduce this
new DT reset-gpio-active-high boolean property so we can support boards
with active-high reset sequence.
This active-high reset sequence is for example needed on Apalis SoMs, where
GPIO1_IO28, used to PCIe reset is not connected directly to PERST# PCIe
signal, but it's ORed with RESETBMCU coming off the PMIC, and thus is
inverted, active-high.
Tested-by: Tim Harvey <tharvey@gateworks.com> # Gateworks Ventana boards (which have active-low PERST#)
Signed-off-by: Petr Štetiar <ynezz@true.cz>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Rob Herring <robh@kernel.org>
2016-04-20 08:42:07 +08:00
|
|
|
gpio_set_value_cansleep(imx6_pcie->reset_gpio,
|
|
|
|
|
imx6_pcie->gpio_active_high);
|
2013-12-13 05:50:03 +08:00
|
|
|
msleep(100);
|
PCI: imx6: Add reset-gpio-active-high boolean property to DT
Currently the reset-gpio DT property which controls the PCI bus device
reset signal defaults to active-low reset sequence (L=reset state,
H=operation state) plus the code in reset function isn't GPIO polarity
aware - it doesn't matter if the defined reset-gpio is active-low or
active-high, it will always result into active-low reset sequence.
I've tried to fix it properly and change the reset-gpio reset sequence to
be polarity-aware, but this patch has been accepted and then reverted as it
has introduced few backward incompatible issues:
1. Some DTBs, for example, imx6qdl-sabresd, don't define reset-gpio
polarity correctly:
reset-gpio = <&gpio7 12 0>;
which means that it's defined as active-high, but in reality it's
active-low; thus it wouldn't work without a DTS fix.
2. The logic in the reset function is inverted:
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 0)
msleep(100);
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 1);
so even if some of the i.MX6 boards had reset-gpio polarity defined
correctly in their DTSes, they would stop working.
As we can't break old DTBs, we can't fix them, so we need to introduce this
new DT reset-gpio-active-high boolean property so we can support boards
with active-high reset sequence.
This active-high reset sequence is for example needed on Apalis SoMs, where
GPIO1_IO28, used to PCIe reset is not connected directly to PERST# PCIe
signal, but it's ORed with RESETBMCU coming off the PMIC, and thus is
inverted, active-high.
Tested-by: Tim Harvey <tharvey@gateworks.com> # Gateworks Ventana boards (which have active-low PERST#)
Signed-off-by: Petr Štetiar <ynezz@true.cz>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Rob Herring <robh@kernel.org>
2016-04-20 08:42:07 +08:00
|
|
|
gpio_set_value_cansleep(imx6_pcie->reset_gpio,
|
|
|
|
|
!imx6_pcie->gpio_active_high);
|
2013-12-13 05:50:03 +08:00
|
|
|
}
|
2016-04-06 05:53:27 +08:00
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2019-02-02 08:15:23 +08:00
|
|
|
case IMX8MQ:
|
|
|
|
|
reset_control_deassert(imx6_pcie->pciephy_reset);
|
|
|
|
|
break;
|
2017-03-28 23:42:49 +08:00
|
|
|
case IMX7D:
|
|
|
|
|
reset_control_deassert(imx6_pcie->pciephy_reset);
|
2019-02-05 08:17:41 +08:00
|
|
|
|
|
|
|
|
/* Workaround for ERR010728, failure of PCI-e PLL VCO to
|
|
|
|
|
* oscillate, especially when cold. This turns off "Duty-cycle
|
|
|
|
|
* Corrector" and other mysterious undocumented things.
|
|
|
|
|
*/
|
|
|
|
|
if (likely(imx6_pcie->phy_base)) {
|
|
|
|
|
/* De-assert DCC_FB_EN */
|
|
|
|
|
writel(PCIE_PHY_CMN_REG4_DCC_FB_EN,
|
|
|
|
|
imx6_pcie->phy_base + PCIE_PHY_CMN_REG4);
|
|
|
|
|
/* Assert RX_EQS and RX_EQS_SEL */
|
|
|
|
|
writel(PCIE_PHY_CMN_REG24_RX_EQ_SEL
|
|
|
|
|
| PCIE_PHY_CMN_REG24_RX_EQ,
|
|
|
|
|
imx6_pcie->phy_base + PCIE_PHY_CMN_REG24);
|
|
|
|
|
/* Assert ATT_MODE */
|
|
|
|
|
writel(PCIE_PHY_CMN_REG26_ATT_MODE,
|
|
|
|
|
imx6_pcie->phy_base + PCIE_PHY_CMN_REG26);
|
|
|
|
|
} else {
|
|
|
|
|
dev_warn(dev, "Unable to apply ERR010728 workaround. DT missing fsl,imx7d-pcie-phy phandle ?\n");
|
|
|
|
|
}
|
|
|
|
|
|
2017-03-28 23:42:49 +08:00
|
|
|
imx7d_pcie_wait_for_phy_pll_lock(imx6_pcie);
|
|
|
|
|
break;
|
2016-05-03 03:09:10 +08:00
|
|
|
case IMX6SX:
|
2016-04-06 05:53:27 +08:00
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR5,
|
|
|
|
|
IMX6SX_GPR5_PCIE_BTNRST_RESET, 0);
|
2016-05-03 03:09:10 +08:00
|
|
|
break;
|
|
|
|
|
case IMX6QP:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR1,
|
|
|
|
|
IMX6Q_GPR1_PCIE_SW_RST, 0);
|
|
|
|
|
|
|
|
|
|
usleep_range(200, 500);
|
|
|
|
|
break;
|
|
|
|
|
case IMX6Q: /* Nothing to do */
|
|
|
|
|
break;
|
|
|
|
|
}
|
2016-04-06 05:53:27 +08:00
|
|
|
|
2016-10-07 02:35:17 +08:00
|
|
|
return;
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2016-03-14 07:30:55 +08:00
|
|
|
err_ref_clk:
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie);
|
2014-03-29 00:52:55 +08:00
|
|
|
err_pcie:
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie_bus);
|
|
|
|
|
err_pcie_bus:
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie_phy);
|
2017-06-08 16:07:42 +08:00
|
|
|
err_pcie_phy:
|
|
|
|
|
if (imx6_pcie->vpcie && regulator_is_enabled(imx6_pcie->vpcie) > 0) {
|
|
|
|
|
ret = regulator_disable(imx6_pcie->vpcie);
|
|
|
|
|
if (ret)
|
|
|
|
|
dev_err(dev, "failed to disable vpcie regulator: %d\n",
|
|
|
|
|
ret);
|
|
|
|
|
}
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2019-02-02 08:15:23 +08:00
|
|
|
static void imx6_pcie_configure_type(struct imx6_pcie *imx6_pcie)
|
|
|
|
|
{
|
|
|
|
|
unsigned int mask, val;
|
|
|
|
|
|
|
|
|
|
if (imx6_pcie->drvdata->variant == IMX8MQ &&
|
|
|
|
|
imx6_pcie->controller_id == 1) {
|
|
|
|
|
mask = IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE;
|
|
|
|
|
val = FIELD_PREP(IMX8MQ_GPR12_PCIE2_CTRL_DEVICE_TYPE,
|
|
|
|
|
PCI_EXP_TYPE_ROOT_PORT);
|
|
|
|
|
} else {
|
|
|
|
|
mask = IMX6Q_GPR12_DEVICE_TYPE;
|
|
|
|
|
val = FIELD_PREP(IMX6Q_GPR12_DEVICE_TYPE,
|
|
|
|
|
PCI_EXP_TYPE_ROOT_PORT);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12, mask, val);
|
|
|
|
|
}
|
|
|
|
|
|
2016-10-12 11:06:47 +08:00
|
|
|
static void imx6_pcie_init_phy(struct imx6_pcie *imx6_pcie)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2019-02-02 08:15:23 +08:00
|
|
|
case IMX8MQ:
|
|
|
|
|
/*
|
|
|
|
|
* TODO: Currently this code assumes external
|
|
|
|
|
* oscillator is being used
|
|
|
|
|
*/
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr,
|
|
|
|
|
imx6_pcie_grp_offset(imx6_pcie),
|
|
|
|
|
IMX8MQ_GPR_PCIE_REF_USE_PAD,
|
|
|
|
|
IMX8MQ_GPR_PCIE_REF_USE_PAD);
|
|
|
|
|
break;
|
2017-03-28 23:42:49 +08:00
|
|
|
case IMX7D:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX7D_GPR12_PCIE_PHY_REFCLK_SEL, 0);
|
|
|
|
|
break;
|
|
|
|
|
case IMX6SX:
|
2016-04-06 05:53:27 +08:00
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6SX_GPR12_PCIE_RX_EQ_MASK,
|
|
|
|
|
IMX6SX_GPR12_PCIE_RX_EQ_2);
|
2017-03-28 23:42:49 +08:00
|
|
|
/* FALLTHROUGH */
|
|
|
|
|
default:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6Q_GPR12_PCIE_CTL_2, 0 << 10);
|
2016-04-06 05:53:27 +08:00
|
|
|
|
2017-03-28 23:42:49 +08:00
|
|
|
/* configure constant input signal to the pcie ctrl and phy */
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6Q_GPR12_LOS_LEVEL, 9 << 4);
|
|
|
|
|
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
|
|
|
|
|
IMX6Q_GPR8_TX_DEEMPH_GEN1,
|
|
|
|
|
imx6_pcie->tx_deemph_gen1 << 0);
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
|
|
|
|
|
IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB,
|
|
|
|
|
imx6_pcie->tx_deemph_gen2_3p5db << 6);
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
|
|
|
|
|
IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB,
|
|
|
|
|
imx6_pcie->tx_deemph_gen2_6db << 12);
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
|
|
|
|
|
IMX6Q_GPR8_TX_SWING_FULL,
|
|
|
|
|
imx6_pcie->tx_swing_full << 18);
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR8,
|
|
|
|
|
IMX6Q_GPR8_TX_SWING_LOW,
|
|
|
|
|
imx6_pcie->tx_swing_low << 25);
|
|
|
|
|
break;
|
|
|
|
|
}
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2019-02-02 08:15:23 +08:00
|
|
|
imx6_pcie_configure_type(imx6_pcie);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2018-07-31 18:21:49 +08:00
|
|
|
static int imx6_setup_phy_mpll(struct imx6_pcie *imx6_pcie)
|
|
|
|
|
{
|
|
|
|
|
unsigned long phy_rate = clk_get_rate(imx6_pcie->pcie_phy);
|
|
|
|
|
int mult, div;
|
2019-04-15 08:46:30 +08:00
|
|
|
u16 val;
|
2018-07-31 18:21:49 +08:00
|
|
|
|
2019-02-02 08:15:21 +08:00
|
|
|
if (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_IMX6_PHY))
|
|
|
|
|
return 0;
|
|
|
|
|
|
2018-07-31 18:21:49 +08:00
|
|
|
switch (phy_rate) {
|
|
|
|
|
case 125000000:
|
|
|
|
|
/*
|
|
|
|
|
* The default settings of the MPLL are for a 125MHz input
|
|
|
|
|
* clock, so no need to reconfigure anything in that case.
|
|
|
|
|
*/
|
|
|
|
|
return 0;
|
|
|
|
|
case 100000000:
|
|
|
|
|
mult = 25;
|
|
|
|
|
div = 0;
|
|
|
|
|
break;
|
|
|
|
|
case 200000000:
|
|
|
|
|
mult = 25;
|
|
|
|
|
div = 1;
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
dev_err(imx6_pcie->pci->dev,
|
|
|
|
|
"Unsupported PHY reference clock rate %lu\n", phy_rate);
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
pcie_phy_read(imx6_pcie, PCIE_PHY_MPLL_OVRD_IN_LO, &val);
|
|
|
|
|
val &= ~(PCIE_PHY_MPLL_MULTIPLIER_MASK <<
|
|
|
|
|
PCIE_PHY_MPLL_MULTIPLIER_SHIFT);
|
|
|
|
|
val |= mult << PCIE_PHY_MPLL_MULTIPLIER_SHIFT;
|
|
|
|
|
val |= PCIE_PHY_MPLL_MULTIPLIER_OVRD;
|
|
|
|
|
pcie_phy_write(imx6_pcie, PCIE_PHY_MPLL_OVRD_IN_LO, val);
|
|
|
|
|
|
|
|
|
|
pcie_phy_read(imx6_pcie, PCIE_PHY_ATEOVRD, &val);
|
|
|
|
|
val &= ~(PCIE_PHY_ATEOVRD_REF_CLKDIV_MASK <<
|
|
|
|
|
PCIE_PHY_ATEOVRD_REF_CLKDIV_SHIFT);
|
|
|
|
|
val |= div << PCIE_PHY_ATEOVRD_REF_CLKDIV_SHIFT;
|
|
|
|
|
val |= PCIE_PHY_ATEOVRD_EN;
|
|
|
|
|
pcie_phy_write(imx6_pcie, PCIE_PHY_ATEOVRD, val);
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2016-10-12 11:06:47 +08:00
|
|
|
static int imx6_pcie_wait_for_speed_change(struct imx6_pcie *imx6_pcie)
|
2015-06-13 03:30:16 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
|
|
|
|
struct device *dev = pci->dev;
|
2015-06-13 04:02:49 +08:00
|
|
|
u32 tmp;
|
2015-06-13 03:30:16 +08:00
|
|
|
unsigned int retries;
|
|
|
|
|
|
|
|
|
|
for (retries = 0; retries < 200; retries++) {
|
2017-02-15 21:18:14 +08:00
|
|
|
tmp = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL);
|
2015-06-13 03:30:16 +08:00
|
|
|
/* Test if the speed change finished. */
|
|
|
|
|
if (!(tmp & PORT_LOGIC_SPEED_CHANGE))
|
|
|
|
|
return 0;
|
|
|
|
|
usleep_range(100, 1000);
|
|
|
|
|
}
|
|
|
|
|
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "Speed change timeout\n");
|
2019-04-15 08:46:24 +08:00
|
|
|
return -ETIMEDOUT;
|
2013-12-13 05:50:01 +08:00
|
|
|
}
|
|
|
|
|
|
2018-08-27 19:28:37 +08:00
|
|
|
static void imx6_pcie_ltssm_enable(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
|
|
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2018-08-27 19:28:37 +08:00
|
|
|
case IMX6Q:
|
|
|
|
|
case IMX6SX:
|
|
|
|
|
case IMX6QP:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6Q_GPR12_PCIE_CTL_2,
|
|
|
|
|
IMX6Q_GPR12_PCIE_CTL_2);
|
|
|
|
|
break;
|
|
|
|
|
case IMX7D:
|
2019-02-02 08:15:23 +08:00
|
|
|
case IMX8MQ:
|
2018-08-27 19:28:37 +08:00
|
|
|
reset_control_deassert(imx6_pcie->apps_reset);
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2016-10-12 11:06:47 +08:00
|
|
|
static int imx6_pcie_establish_link(struct imx6_pcie *imx6_pcie)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
|
|
|
|
struct device *dev = pci->dev;
|
2020-08-21 11:54:08 +08:00
|
|
|
u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_EXP);
|
2015-06-13 04:02:49 +08:00
|
|
|
u32 tmp;
|
2015-06-13 03:30:16 +08:00
|
|
|
int ret;
|
2013-12-13 05:50:02 +08:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Force Gen1 operation when starting the link. In case the link is
|
|
|
|
|
* started in Gen2 mode, there is a possibility the devices on the
|
|
|
|
|
* bus will not be detected at all. This happens with PCIe switches.
|
|
|
|
|
*/
|
2020-08-21 11:54:08 +08:00
|
|
|
tmp = dw_pcie_readl_dbi(pci, offset + PCI_EXP_LNKCAP);
|
|
|
|
|
tmp &= ~PCI_EXP_LNKCAP_SLS;
|
|
|
|
|
tmp |= PCI_EXP_LNKCAP_SLS_2_5GB;
|
|
|
|
|
dw_pcie_writel_dbi(pci, offset + PCI_EXP_LNKCAP, tmp);
|
2013-12-13 05:50:02 +08:00
|
|
|
|
|
|
|
|
/* Start LTSSM. */
|
2018-08-27 19:28:37 +08:00
|
|
|
imx6_pcie_ltssm_enable(dev);
|
2013-12-13 05:50:02 +08:00
|
|
|
|
2019-04-15 08:46:23 +08:00
|
|
|
ret = dw_pcie_wait_for_link(pci);
|
2016-12-27 22:40:43 +08:00
|
|
|
if (ret)
|
2016-01-26 06:49:53 +08:00
|
|
|
goto err_reset_phy;
|
2013-12-13 05:50:02 +08:00
|
|
|
|
2016-04-20 08:52:44 +08:00
|
|
|
if (imx6_pcie->link_gen == 2) {
|
|
|
|
|
/* Allow Gen2 mode after the link is up. */
|
2020-08-21 11:54:08 +08:00
|
|
|
tmp = dw_pcie_readl_dbi(pci, offset + PCI_EXP_LNKCAP);
|
|
|
|
|
tmp &= ~PCI_EXP_LNKCAP_SLS;
|
|
|
|
|
tmp |= PCI_EXP_LNKCAP_SLS_5_0GB;
|
|
|
|
|
dw_pcie_writel_dbi(pci, offset + PCI_EXP_LNKCAP, tmp);
|
2013-12-13 05:50:02 +08:00
|
|
|
|
2017-03-28 23:42:51 +08:00
|
|
|
/*
|
2017-03-28 23:42:52 +08:00
|
|
|
* Start Directed Speed Change so the best possible
|
|
|
|
|
* speed both link partners support can be negotiated.
|
2017-03-28 23:42:51 +08:00
|
|
|
*/
|
2017-03-28 23:42:52 +08:00
|
|
|
tmp = dw_pcie_readl_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL);
|
|
|
|
|
tmp |= PORT_LOGIC_SPEED_CHANGE;
|
|
|
|
|
dw_pcie_writel_dbi(pci, PCIE_LINK_WIDTH_SPEED_CONTROL, tmp);
|
|
|
|
|
|
2019-02-02 08:15:22 +08:00
|
|
|
if (imx6_pcie->drvdata->flags &
|
|
|
|
|
IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE) {
|
2017-03-28 23:42:52 +08:00
|
|
|
/*
|
|
|
|
|
* On i.MX7, DIRECT_SPEED_CHANGE behaves differently
|
|
|
|
|
* from i.MX6 family when no link speed transition
|
|
|
|
|
* occurs and we go Gen1 -> yep, Gen1. The difference
|
|
|
|
|
* is that, in such case, it will not be cleared by HW
|
|
|
|
|
* which will cause the following code to report false
|
|
|
|
|
* failure.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
ret = imx6_pcie_wait_for_speed_change(imx6_pcie);
|
|
|
|
|
if (ret) {
|
|
|
|
|
dev_err(dev, "Failed to bring link up!\n");
|
|
|
|
|
goto err_reset_phy;
|
|
|
|
|
}
|
|
|
|
|
}
|
2017-03-28 23:42:51 +08:00
|
|
|
|
2017-03-28 23:42:52 +08:00
|
|
|
/* Make sure link training is finished as well! */
|
2019-04-15 08:46:23 +08:00
|
|
|
ret = dw_pcie_wait_for_link(pci);
|
2017-03-28 23:42:51 +08:00
|
|
|
if (ret) {
|
|
|
|
|
dev_err(dev, "Failed to bring link up!\n");
|
|
|
|
|
goto err_reset_phy;
|
|
|
|
|
}
|
2017-03-28 23:42:52 +08:00
|
|
|
} else {
|
|
|
|
|
dev_info(dev, "Link: Gen2 disabled\n");
|
2013-12-13 05:50:02 +08:00
|
|
|
}
|
|
|
|
|
|
2020-08-21 11:54:08 +08:00
|
|
|
tmp = dw_pcie_readw_dbi(pci, offset + PCI_EXP_LNKSTA);
|
|
|
|
|
dev_info(dev, "Link up, Gen%i\n", tmp & PCI_EXP_LNKSTA_CLS);
|
2015-06-13 03:30:16 +08:00
|
|
|
return 0;
|
2016-01-26 06:49:53 +08:00
|
|
|
|
|
|
|
|
err_reset_phy:
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_dbg(dev, "PHY DEBUG_R0=0x%08x DEBUG_R1=0x%08x\n",
|
2019-04-15 08:46:26 +08:00
|
|
|
dw_pcie_readl_dbi(pci, PCIE_PORT_DEBUG0),
|
|
|
|
|
dw_pcie_readl_dbi(pci, PCIE_PORT_DEBUG1));
|
2016-10-12 11:18:26 +08:00
|
|
|
imx6_pcie_reset_phy(imx6_pcie);
|
2016-01-26 06:49:53 +08:00
|
|
|
return ret;
|
2013-12-13 05:50:02 +08:00
|
|
|
}
|
|
|
|
|
|
2017-07-16 14:39:45 +08:00
|
|
|
static int imx6_pcie_host_init(struct pcie_port *pp)
|
2013-12-13 05:50:02 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
|
|
|
|
|
struct imx6_pcie *imx6_pcie = to_imx6_pcie(pci);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2016-10-12 11:06:47 +08:00
|
|
|
imx6_pcie_assert_core_reset(imx6_pcie);
|
|
|
|
|
imx6_pcie_init_phy(imx6_pcie);
|
|
|
|
|
imx6_pcie_deassert_core_reset(imx6_pcie);
|
2018-07-31 18:21:49 +08:00
|
|
|
imx6_setup_phy_mpll(imx6_pcie);
|
2013-09-26 11:24:47 +08:00
|
|
|
dw_pcie_setup_rc(pp);
|
2016-10-12 11:06:47 +08:00
|
|
|
imx6_pcie_establish_link(imx6_pcie);
|
2020-08-21 11:54:01 +08:00
|
|
|
dw_pcie_msi_init(pp);
|
2017-07-16 14:39:45 +08:00
|
|
|
|
|
|
|
|
return 0;
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2017-06-05 16:53:46 +08:00
|
|
|
static const struct dw_pcie_host_ops imx6_pcie_host_ops = {
|
2013-09-26 11:24:47 +08:00
|
|
|
.host_init = imx6_pcie_host_init,
|
|
|
|
|
};
|
|
|
|
|
|
2017-03-28 23:42:50 +08:00
|
|
|
static int imx6_add_pcie_port(struct imx6_pcie *imx6_pcie,
|
|
|
|
|
struct platform_device *pdev)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci = imx6_pcie->pci;
|
|
|
|
|
struct pcie_port *pp = &pci->pp;
|
|
|
|
|
struct device *dev = &pdev->dev;
|
2013-09-26 11:24:47 +08:00
|
|
|
int ret;
|
|
|
|
|
|
2014-03-29 00:52:59 +08:00
|
|
|
if (IS_ENABLED(CONFIG_PCI_MSI)) {
|
|
|
|
|
pp->msi_irq = platform_get_irq_byname(pdev, "msi");
|
2020-08-02 22:25:53 +08:00
|
|
|
if (pp->msi_irq < 0)
|
2020-03-12 03:19:02 +08:00
|
|
|
return pp->msi_irq;
|
2014-03-29 00:52:59 +08:00
|
|
|
}
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
pp->ops = &imx6_pcie_host_ops;
|
|
|
|
|
|
|
|
|
|
ret = dw_pcie_host_init(pp);
|
|
|
|
|
if (ret) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "failed to initialize host\n");
|
2013-09-26 11:24:47 +08:00
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2017-02-15 21:18:14 +08:00
|
|
|
static const struct dw_pcie_ops dw_pcie_ops = {
|
PCI: imx6: Fix link training status detection in link up check
This bug was introduced in the interaction for two commits on either
branch of the merge commit 562df5c8521e ("Merge branch
'pci/host-designware' into next").
Commit 4d107d3b5a68 ("PCI: imx6: Move link up check into
imx6_pcie_wait_for_link()"), changed imx6_pcie_wait_for_link() to poll
the link status register directly, checking for link up and not
training, and made imx6_pcie_link_up() only check the link up bit (once,
not a polling loop).
While commit 886bc5ceb5cc ("PCI: designware: Add generic
dw_pcie_wait_for_link()"), replaced the loop in
imx6_pcie_wait_for_link() with a call to a new dwc core function, which
polled imx6_pcie_link_up(), which still checked both link up and not
training in a loop.
When these two commits were merged, the version of
imx6_pcie_wait_for_link() from 886bc5ceb5cc was kept, which eliminated
the link training check placed there by 4d107d3b5a68. However, the
version of imx6_pcie_link_up() from 4d107d3b5a68 was kept, which
eliminated the link training check that had been there and was moved to
imx6_pcie_wait_for_link().
The result was the link training check got lost for the imx6 driver.
Eliminate imx6_pcie_link_up() so that the default handler,
dw_pcie_link_up(), is used instead. The default handler has the correct
code, which checks for link up and also that it still is not training,
fixing the regression.
Fixes: 562df5c8521e ("Merge branch 'pci/host-designware' into next")
Signed-off-by: Trent Piepho <tpiepho@impinj.com>
[lorenzo.pieralisi@arm.com: rewrote the commit log]
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Cc: Bjorn Helgaas <bhelgaas@google.com>
Cc: Joao Pinto <Joao.Pinto@synopsys.com>
Cc: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Cc: Richard Zhu <hongxing.zhu@nxp.com>
2018-11-06 02:11:36 +08:00
|
|
|
/* No special ops needed, but pcie-designware still expects this struct */
|
2017-02-15 21:18:14 +08:00
|
|
|
};
|
|
|
|
|
|
2018-08-27 19:28:37 +08:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
|
static void imx6_pcie_ltssm_disable(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
|
|
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2018-08-27 19:28:37 +08:00
|
|
|
case IMX6SX:
|
|
|
|
|
case IMX6QP:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6Q_GPR12_PCIE_CTL_2, 0);
|
|
|
|
|
break;
|
|
|
|
|
case IMX7D:
|
|
|
|
|
reset_control_assert(imx6_pcie->apps_reset);
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
dev_err(dev, "ltssm_disable not supported\n");
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2018-07-19 22:02:10 +08:00
|
|
|
static void imx6_pcie_pm_turnoff(struct imx6_pcie *imx6_pcie)
|
|
|
|
|
{
|
2018-11-07 21:57:03 +08:00
|
|
|
struct device *dev = imx6_pcie->pci->dev;
|
|
|
|
|
|
|
|
|
|
/* Some variants have a turnoff reset in DT */
|
|
|
|
|
if (imx6_pcie->turnoff_reset) {
|
|
|
|
|
reset_control_assert(imx6_pcie->turnoff_reset);
|
|
|
|
|
reset_control_deassert(imx6_pcie->turnoff_reset);
|
|
|
|
|
goto pm_turnoff_sleep;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Others poke directly at IOMUXC registers */
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2018-11-07 21:57:03 +08:00
|
|
|
case IMX6SX:
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6SX_GPR12_PCIE_PM_TURN_OFF,
|
|
|
|
|
IMX6SX_GPR12_PCIE_PM_TURN_OFF);
|
|
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX6SX_GPR12_PCIE_PM_TURN_OFF, 0);
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
dev_err(dev, "PME_Turn_Off not implemented\n");
|
|
|
|
|
return;
|
|
|
|
|
}
|
2018-07-19 22:02:10 +08:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Components with an upstream port must respond to
|
|
|
|
|
* PME_Turn_Off with PME_TO_Ack but we can't check.
|
|
|
|
|
*
|
|
|
|
|
* The standard recommends a 1-10ms timeout after which to
|
|
|
|
|
* proceed anyway as if acks were received.
|
|
|
|
|
*/
|
2018-11-07 21:57:03 +08:00
|
|
|
pm_turnoff_sleep:
|
2018-07-19 22:02:10 +08:00
|
|
|
usleep_range(1000, 10000);
|
|
|
|
|
}
|
|
|
|
|
|
2018-08-27 19:28:37 +08:00
|
|
|
static void imx6_pcie_clk_disable(struct imx6_pcie *imx6_pcie)
|
|
|
|
|
{
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie);
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie_phy);
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie_bus);
|
|
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2018-11-07 21:57:03 +08:00
|
|
|
case IMX6SX:
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie_inbound_axi);
|
|
|
|
|
break;
|
|
|
|
|
case IMX7D:
|
2018-08-27 19:28:37 +08:00
|
|
|
regmap_update_bits(imx6_pcie->iomuxc_gpr, IOMUXC_GPR12,
|
|
|
|
|
IMX7D_GPR12_PCIE_PHY_REFCLK_SEL,
|
|
|
|
|
IMX7D_GPR12_PCIE_PHY_REFCLK_SEL);
|
2018-11-07 21:57:03 +08:00
|
|
|
break;
|
2019-02-12 09:51:08 +08:00
|
|
|
case IMX8MQ:
|
|
|
|
|
clk_disable_unprepare(imx6_pcie->pcie_aux);
|
|
|
|
|
break;
|
2018-11-07 21:57:03 +08:00
|
|
|
default:
|
|
|
|
|
break;
|
2018-08-27 19:28:37 +08:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int imx6_pcie_suspend_noirq(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
|
|
|
|
|
|
2019-04-15 08:46:31 +08:00
|
|
|
if (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_SUPPORTS_SUSPEND))
|
2018-08-27 19:28:37 +08:00
|
|
|
return 0;
|
|
|
|
|
|
2018-07-19 22:02:10 +08:00
|
|
|
imx6_pcie_pm_turnoff(imx6_pcie);
|
2018-08-27 19:28:37 +08:00
|
|
|
imx6_pcie_clk_disable(imx6_pcie);
|
|
|
|
|
imx6_pcie_ltssm_disable(dev);
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int imx6_pcie_resume_noirq(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
int ret;
|
|
|
|
|
struct imx6_pcie *imx6_pcie = dev_get_drvdata(dev);
|
|
|
|
|
struct pcie_port *pp = &imx6_pcie->pci->pp;
|
|
|
|
|
|
2019-04-15 08:46:31 +08:00
|
|
|
if (!(imx6_pcie->drvdata->flags & IMX6_PCIE_FLAG_SUPPORTS_SUSPEND))
|
2018-08-27 19:28:37 +08:00
|
|
|
return 0;
|
|
|
|
|
|
|
|
|
|
imx6_pcie_assert_core_reset(imx6_pcie);
|
|
|
|
|
imx6_pcie_init_phy(imx6_pcie);
|
|
|
|
|
imx6_pcie_deassert_core_reset(imx6_pcie);
|
|
|
|
|
dw_pcie_setup_rc(pp);
|
|
|
|
|
|
|
|
|
|
ret = imx6_pcie_establish_link(imx6_pcie);
|
|
|
|
|
if (ret < 0)
|
|
|
|
|
dev_info(dev, "pcie link is down after resume.\n");
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
static const struct dev_pm_ops imx6_pcie_pm_ops = {
|
|
|
|
|
SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(imx6_pcie_suspend_noirq,
|
|
|
|
|
imx6_pcie_resume_noirq)
|
|
|
|
|
};
|
|
|
|
|
|
2017-03-28 23:42:50 +08:00
|
|
|
static int imx6_pcie_probe(struct platform_device *pdev)
|
2013-09-26 11:24:47 +08:00
|
|
|
{
|
2016-10-07 02:35:18 +08:00
|
|
|
struct device *dev = &pdev->dev;
|
2017-02-15 21:18:14 +08:00
|
|
|
struct dw_pcie *pci;
|
2013-09-26 11:24:47 +08:00
|
|
|
struct imx6_pcie *imx6_pcie;
|
2019-02-05 08:17:41 +08:00
|
|
|
struct device_node *np;
|
2013-09-26 11:24:47 +08:00
|
|
|
struct resource *dbi_base;
|
2016-10-07 02:35:18 +08:00
|
|
|
struct device_node *node = dev->of_node;
|
2013-09-26 11:24:47 +08:00
|
|
|
int ret;
|
PCI: imx: Enable MSI from downstream components
The MSI Enable bit in the MSI Capability (PCIe r4.0, sec 7.7.1.2) controls
whether a Function can request service using MSI.
i.MX6 Root Ports implement the MSI Capability and may use MSI to request
service for events like PME, hotplug, AER, etc. In addition, on i.MX6, the
MSI Enable bit controls delivery of MSI interrupts from components below
the Root Port.
Prior to f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of
CONFIG_PCIEPORTBUS"), enabling CONFIG_PCI_IMX6 automatically also enabled
CONFIG_PCIEPORTBUS, and when portdrv claimed the Root Ports, it set the MSI
Enable bit so it could use PME, hotplug, AER, etc. As a side effect, that
also enabled delivery of MSI interrupts from downstream components.
The imx6q-pcie driver itself does not depend on portdrv, so set MSI Enable
in imx6q-pcie so MSI from downstream components works even if nobody uses
MSI for the Root Port events.
Fixes: f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of CONFIG_PCIEPORTBUS")
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Tested-by: Sven Van Asbroeck <TheSven73@googlemail.com>
Tested-by: Trent Piepho <tpiepho@impinj.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
2018-12-21 12:33:38 +08:00
|
|
|
u16 val;
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2016-10-07 02:35:18 +08:00
|
|
|
imx6_pcie = devm_kzalloc(dev, sizeof(*imx6_pcie), GFP_KERNEL);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (!imx6_pcie)
|
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
2017-02-15 21:18:14 +08:00
|
|
|
pci = devm_kzalloc(dev, sizeof(*pci), GFP_KERNEL);
|
|
|
|
|
if (!pci)
|
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
|
|
|
|
pci->dev = dev;
|
|
|
|
|
pci->ops = &dw_pcie_ops;
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2017-02-25 18:08:12 +08:00
|
|
|
imx6_pcie->pci = pci;
|
2019-02-02 08:15:20 +08:00
|
|
|
imx6_pcie->drvdata = of_device_get_match_data(dev);
|
2016-04-06 05:53:27 +08:00
|
|
|
|
2019-02-05 08:17:41 +08:00
|
|
|
/* Find the PHY if one is defined, only imx7d uses it */
|
|
|
|
|
np = of_parse_phandle(node, "fsl,imx7d-pcie-phy", 0);
|
|
|
|
|
if (np) {
|
|
|
|
|
struct resource res;
|
|
|
|
|
|
|
|
|
|
ret = of_address_to_resource(np, 0, &res);
|
|
|
|
|
if (ret) {
|
|
|
|
|
dev_err(dev, "Unable to map PCIe PHY\n");
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
imx6_pcie->phy_base = devm_ioremap_resource(dev, &res);
|
|
|
|
|
if (IS_ERR(imx6_pcie->phy_base)) {
|
|
|
|
|
dev_err(dev, "Unable to map PCIe PHY\n");
|
|
|
|
|
return PTR_ERR(imx6_pcie->phy_base);
|
|
|
|
|
}
|
|
|
|
|
}
|
2016-04-06 05:53:27 +08:00
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
dbi_base = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
2017-02-15 21:18:14 +08:00
|
|
|
pci->dbi_base = devm_ioremap_resource(dev, dbi_base);
|
|
|
|
|
if (IS_ERR(pci->dbi_base))
|
|
|
|
|
return PTR_ERR(pci->dbi_base);
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* Fetch GPIOs */
|
2016-10-07 02:35:18 +08:00
|
|
|
imx6_pcie->reset_gpio = of_get_named_gpio(node, "reset-gpio", 0);
|
|
|
|
|
imx6_pcie->gpio_active_high = of_property_read_bool(node,
|
PCI: imx6: Add reset-gpio-active-high boolean property to DT
Currently the reset-gpio DT property which controls the PCI bus device
reset signal defaults to active-low reset sequence (L=reset state,
H=operation state) plus the code in reset function isn't GPIO polarity
aware - it doesn't matter if the defined reset-gpio is active-low or
active-high, it will always result into active-low reset sequence.
I've tried to fix it properly and change the reset-gpio reset sequence to
be polarity-aware, but this patch has been accepted and then reverted as it
has introduced few backward incompatible issues:
1. Some DTBs, for example, imx6qdl-sabresd, don't define reset-gpio
polarity correctly:
reset-gpio = <&gpio7 12 0>;
which means that it's defined as active-high, but in reality it's
active-low; thus it wouldn't work without a DTS fix.
2. The logic in the reset function is inverted:
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 0)
msleep(100);
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 1);
so even if some of the i.MX6 boards had reset-gpio polarity defined
correctly in their DTSes, they would stop working.
As we can't break old DTBs, we can't fix them, so we need to introduce this
new DT reset-gpio-active-high boolean property so we can support boards
with active-high reset sequence.
This active-high reset sequence is for example needed on Apalis SoMs, where
GPIO1_IO28, used to PCIe reset is not connected directly to PERST# PCIe
signal, but it's ORed with RESETBMCU coming off the PMIC, and thus is
inverted, active-high.
Tested-by: Tim Harvey <tharvey@gateworks.com> # Gateworks Ventana boards (which have active-low PERST#)
Signed-off-by: Petr Štetiar <ynezz@true.cz>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Rob Herring <robh@kernel.org>
2016-04-20 08:42:07 +08:00
|
|
|
"reset-gpio-active-high");
|
2016-03-29 05:45:36 +08:00
|
|
|
if (gpio_is_valid(imx6_pcie->reset_gpio)) {
|
2016-10-07 02:35:18 +08:00
|
|
|
ret = devm_gpio_request_one(dev, imx6_pcie->reset_gpio,
|
PCI: imx6: Add reset-gpio-active-high boolean property to DT
Currently the reset-gpio DT property which controls the PCI bus device
reset signal defaults to active-low reset sequence (L=reset state,
H=operation state) plus the code in reset function isn't GPIO polarity
aware - it doesn't matter if the defined reset-gpio is active-low or
active-high, it will always result into active-low reset sequence.
I've tried to fix it properly and change the reset-gpio reset sequence to
be polarity-aware, but this patch has been accepted and then reverted as it
has introduced few backward incompatible issues:
1. Some DTBs, for example, imx6qdl-sabresd, don't define reset-gpio
polarity correctly:
reset-gpio = <&gpio7 12 0>;
which means that it's defined as active-high, but in reality it's
active-low; thus it wouldn't work without a DTS fix.
2. The logic in the reset function is inverted:
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 0)
msleep(100);
gpio_set_value_cansleep(imx6_pcie->reset_gpio, 1);
so even if some of the i.MX6 boards had reset-gpio polarity defined
correctly in their DTSes, they would stop working.
As we can't break old DTBs, we can't fix them, so we need to introduce this
new DT reset-gpio-active-high boolean property so we can support boards
with active-high reset sequence.
This active-high reset sequence is for example needed on Apalis SoMs, where
GPIO1_IO28, used to PCIe reset is not connected directly to PERST# PCIe
signal, but it's ORed with RESETBMCU coming off the PMIC, and thus is
inverted, active-high.
Tested-by: Tim Harvey <tharvey@gateworks.com> # Gateworks Ventana boards (which have active-low PERST#)
Signed-off-by: Petr Štetiar <ynezz@true.cz>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Rob Herring <robh@kernel.org>
2016-04-20 08:42:07 +08:00
|
|
|
imx6_pcie->gpio_active_high ?
|
|
|
|
|
GPIOF_OUT_INIT_HIGH :
|
|
|
|
|
GPIOF_OUT_INIT_LOW,
|
|
|
|
|
"PCIe reset");
|
2016-03-29 05:45:36 +08:00
|
|
|
if (ret) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "unable to get reset gpio\n");
|
2016-03-29 05:45:36 +08:00
|
|
|
return ret;
|
|
|
|
|
}
|
2017-03-28 23:42:50 +08:00
|
|
|
} else if (imx6_pcie->reset_gpio == -EPROBE_DEFER) {
|
|
|
|
|
return imx6_pcie->reset_gpio;
|
2016-03-29 05:45:36 +08:00
|
|
|
}
|
2013-09-26 11:24:47 +08:00
|
|
|
|
|
|
|
|
/* Fetch clocks */
|
2016-10-07 02:35:18 +08:00
|
|
|
imx6_pcie->pcie_phy = devm_clk_get(dev, "pcie_phy");
|
2014-03-29 00:52:55 +08:00
|
|
|
if (IS_ERR(imx6_pcie->pcie_phy)) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "pcie_phy clock source missing or invalid\n");
|
2014-03-29 00:52:55 +08:00
|
|
|
return PTR_ERR(imx6_pcie->pcie_phy);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2016-10-07 02:35:18 +08:00
|
|
|
imx6_pcie->pcie_bus = devm_clk_get(dev, "pcie_bus");
|
2014-03-29 00:52:55 +08:00
|
|
|
if (IS_ERR(imx6_pcie->pcie_bus)) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "pcie_bus clock source missing or invalid\n");
|
2014-03-29 00:52:55 +08:00
|
|
|
return PTR_ERR(imx6_pcie->pcie_bus);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2016-10-07 02:35:18 +08:00
|
|
|
imx6_pcie->pcie = devm_clk_get(dev, "pcie");
|
2014-03-29 00:52:55 +08:00
|
|
|
if (IS_ERR(imx6_pcie->pcie)) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "pcie clock source missing or invalid\n");
|
2014-03-29 00:52:55 +08:00
|
|
|
return PTR_ERR(imx6_pcie->pcie);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
|
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
switch (imx6_pcie->drvdata->variant) {
|
2017-03-28 23:42:49 +08:00
|
|
|
case IMX6SX:
|
2016-10-07 02:35:18 +08:00
|
|
|
imx6_pcie->pcie_inbound_axi = devm_clk_get(dev,
|
2016-04-06 05:53:27 +08:00
|
|
|
"pcie_inbound_axi");
|
|
|
|
|
if (IS_ERR(imx6_pcie->pcie_inbound_axi)) {
|
2017-02-07 23:50:25 +08:00
|
|
|
dev_err(dev, "pcie_inbound_axi clock missing or invalid\n");
|
2016-04-06 05:53:27 +08:00
|
|
|
return PTR_ERR(imx6_pcie->pcie_inbound_axi);
|
|
|
|
|
}
|
2017-03-28 23:42:49 +08:00
|
|
|
break;
|
2019-02-02 08:15:23 +08:00
|
|
|
case IMX8MQ:
|
2019-02-12 09:51:08 +08:00
|
|
|
imx6_pcie->pcie_aux = devm_clk_get(dev, "pcie_aux");
|
|
|
|
|
if (IS_ERR(imx6_pcie->pcie_aux)) {
|
|
|
|
|
dev_err(dev, "pcie_aux clock source missing or invalid\n");
|
|
|
|
|
return PTR_ERR(imx6_pcie->pcie_aux);
|
|
|
|
|
}
|
|
|
|
|
/* fall through */
|
2017-03-28 23:42:49 +08:00
|
|
|
case IMX7D:
|
2019-02-02 08:15:23 +08:00
|
|
|
if (dbi_base->start == IMX8MQ_PCIE2_BASE_ADDR)
|
|
|
|
|
imx6_pcie->controller_id = 1;
|
|
|
|
|
|
2017-07-19 23:25:56 +08:00
|
|
|
imx6_pcie->pciephy_reset = devm_reset_control_get_exclusive(dev,
|
|
|
|
|
"pciephy");
|
2017-03-28 23:42:49 +08:00
|
|
|
if (IS_ERR(imx6_pcie->pciephy_reset)) {
|
2017-04-21 15:02:30 +08:00
|
|
|
dev_err(dev, "Failed to get PCIEPHY reset control\n");
|
2017-03-28 23:42:49 +08:00
|
|
|
return PTR_ERR(imx6_pcie->pciephy_reset);
|
|
|
|
|
}
|
|
|
|
|
|
2017-07-19 23:25:56 +08:00
|
|
|
imx6_pcie->apps_reset = devm_reset_control_get_exclusive(dev,
|
|
|
|
|
"apps");
|
2017-03-28 23:42:49 +08:00
|
|
|
if (IS_ERR(imx6_pcie->apps_reset)) {
|
2017-04-21 15:02:30 +08:00
|
|
|
dev_err(dev, "Failed to get PCIE APPS reset control\n");
|
2017-03-28 23:42:49 +08:00
|
|
|
return PTR_ERR(imx6_pcie->apps_reset);
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
default:
|
|
|
|
|
break;
|
2016-04-06 05:53:27 +08:00
|
|
|
}
|
|
|
|
|
|
2018-07-19 22:02:10 +08:00
|
|
|
/* Grab turnoff reset */
|
|
|
|
|
imx6_pcie->turnoff_reset = devm_reset_control_get_optional_exclusive(dev, "turnoff");
|
|
|
|
|
if (IS_ERR(imx6_pcie->turnoff_reset)) {
|
|
|
|
|
dev_err(dev, "Failed to get TURNOFF reset control\n");
|
|
|
|
|
return PTR_ERR(imx6_pcie->turnoff_reset);
|
|
|
|
|
}
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
/* Grab GPR config register range */
|
|
|
|
|
imx6_pcie->iomuxc_gpr =
|
|
|
|
|
syscon_regmap_lookup_by_compatible("fsl,imx6q-iomuxc-gpr");
|
|
|
|
|
if (IS_ERR(imx6_pcie->iomuxc_gpr)) {
|
2016-10-07 02:35:18 +08:00
|
|
|
dev_err(dev, "unable to find iomuxc registers\n");
|
2013-12-02 11:39:35 +08:00
|
|
|
return PTR_ERR(imx6_pcie->iomuxc_gpr);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
2016-01-15 23:24:35 +08:00
|
|
|
|
|
|
|
|
/* Grab PCIe PHY Tx Settings */
|
|
|
|
|
if (of_property_read_u32(node, "fsl,tx-deemph-gen1",
|
|
|
|
|
&imx6_pcie->tx_deemph_gen1))
|
|
|
|
|
imx6_pcie->tx_deemph_gen1 = 0;
|
|
|
|
|
|
|
|
|
|
if (of_property_read_u32(node, "fsl,tx-deemph-gen2-3p5db",
|
|
|
|
|
&imx6_pcie->tx_deemph_gen2_3p5db))
|
|
|
|
|
imx6_pcie->tx_deemph_gen2_3p5db = 0;
|
|
|
|
|
|
|
|
|
|
if (of_property_read_u32(node, "fsl,tx-deemph-gen2-6db",
|
|
|
|
|
&imx6_pcie->tx_deemph_gen2_6db))
|
|
|
|
|
imx6_pcie->tx_deemph_gen2_6db = 20;
|
|
|
|
|
|
|
|
|
|
if (of_property_read_u32(node, "fsl,tx-swing-full",
|
|
|
|
|
&imx6_pcie->tx_swing_full))
|
|
|
|
|
imx6_pcie->tx_swing_full = 127;
|
|
|
|
|
|
|
|
|
|
if (of_property_read_u32(node, "fsl,tx-swing-low",
|
|
|
|
|
&imx6_pcie->tx_swing_low))
|
|
|
|
|
imx6_pcie->tx_swing_low = 127;
|
2013-09-26 11:24:47 +08:00
|
|
|
|
2016-04-20 08:52:44 +08:00
|
|
|
/* Limit link speed */
|
2016-10-07 02:35:18 +08:00
|
|
|
ret = of_property_read_u32(node, "fsl,max-link-speed",
|
2016-04-20 08:52:44 +08:00
|
|
|
&imx6_pcie->link_gen);
|
|
|
|
|
if (ret)
|
|
|
|
|
imx6_pcie->link_gen = 1;
|
|
|
|
|
|
2017-06-08 16:07:42 +08:00
|
|
|
imx6_pcie->vpcie = devm_regulator_get_optional(&pdev->dev, "vpcie");
|
|
|
|
|
if (IS_ERR(imx6_pcie->vpcie)) {
|
2019-08-29 18:53:16 +08:00
|
|
|
if (PTR_ERR(imx6_pcie->vpcie) != -ENODEV)
|
|
|
|
|
return PTR_ERR(imx6_pcie->vpcie);
|
2017-06-08 16:07:42 +08:00
|
|
|
imx6_pcie->vpcie = NULL;
|
|
|
|
|
}
|
|
|
|
|
|
2017-02-15 21:18:11 +08:00
|
|
|
platform_set_drvdata(pdev, imx6_pcie);
|
|
|
|
|
|
2018-10-09 02:06:21 +08:00
|
|
|
ret = imx6_pcie_attach_pd(dev);
|
|
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
|
|
|
|
|
2016-10-12 11:06:47 +08:00
|
|
|
ret = imx6_add_pcie_port(imx6_pcie, pdev);
|
2013-09-26 11:24:47 +08:00
|
|
|
if (ret < 0)
|
2013-12-02 11:39:35 +08:00
|
|
|
return ret;
|
2013-09-26 11:24:47 +08:00
|
|
|
|
PCI: imx: Enable MSI from downstream components
The MSI Enable bit in the MSI Capability (PCIe r4.0, sec 7.7.1.2) controls
whether a Function can request service using MSI.
i.MX6 Root Ports implement the MSI Capability and may use MSI to request
service for events like PME, hotplug, AER, etc. In addition, on i.MX6, the
MSI Enable bit controls delivery of MSI interrupts from components below
the Root Port.
Prior to f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of
CONFIG_PCIEPORTBUS"), enabling CONFIG_PCI_IMX6 automatically also enabled
CONFIG_PCIEPORTBUS, and when portdrv claimed the Root Ports, it set the MSI
Enable bit so it could use PME, hotplug, AER, etc. As a side effect, that
also enabled delivery of MSI interrupts from downstream components.
The imx6q-pcie driver itself does not depend on portdrv, so set MSI Enable
in imx6q-pcie so MSI from downstream components works even if nobody uses
MSI for the Root Port events.
Fixes: f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of CONFIG_PCIEPORTBUS")
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Tested-by: Sven Van Asbroeck <TheSven73@googlemail.com>
Tested-by: Trent Piepho <tpiepho@impinj.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
2018-12-21 12:33:38 +08:00
|
|
|
if (pci_msi_enabled()) {
|
2020-08-21 11:54:08 +08:00
|
|
|
u8 offset = dw_pcie_find_capability(pci, PCI_CAP_ID_MSI);
|
|
|
|
|
val = dw_pcie_readw_dbi(pci, offset + PCI_MSI_FLAGS);
|
PCI: imx: Enable MSI from downstream components
The MSI Enable bit in the MSI Capability (PCIe r4.0, sec 7.7.1.2) controls
whether a Function can request service using MSI.
i.MX6 Root Ports implement the MSI Capability and may use MSI to request
service for events like PME, hotplug, AER, etc. In addition, on i.MX6, the
MSI Enable bit controls delivery of MSI interrupts from components below
the Root Port.
Prior to f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of
CONFIG_PCIEPORTBUS"), enabling CONFIG_PCI_IMX6 automatically also enabled
CONFIG_PCIEPORTBUS, and when portdrv claimed the Root Ports, it set the MSI
Enable bit so it could use PME, hotplug, AER, etc. As a side effect, that
also enabled delivery of MSI interrupts from downstream components.
The imx6q-pcie driver itself does not depend on portdrv, so set MSI Enable
in imx6q-pcie so MSI from downstream components works even if nobody uses
MSI for the Root Port events.
Fixes: f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of CONFIG_PCIEPORTBUS")
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Tested-by: Sven Van Asbroeck <TheSven73@googlemail.com>
Tested-by: Trent Piepho <tpiepho@impinj.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
2018-12-21 12:33:38 +08:00
|
|
|
val |= PCI_MSI_FLAGS_ENABLE;
|
2020-08-21 11:54:08 +08:00
|
|
|
dw_pcie_writew_dbi(pci, offset + PCI_MSI_FLAGS, val);
|
PCI: imx: Enable MSI from downstream components
The MSI Enable bit in the MSI Capability (PCIe r4.0, sec 7.7.1.2) controls
whether a Function can request service using MSI.
i.MX6 Root Ports implement the MSI Capability and may use MSI to request
service for events like PME, hotplug, AER, etc. In addition, on i.MX6, the
MSI Enable bit controls delivery of MSI interrupts from components below
the Root Port.
Prior to f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of
CONFIG_PCIEPORTBUS"), enabling CONFIG_PCI_IMX6 automatically also enabled
CONFIG_PCIEPORTBUS, and when portdrv claimed the Root Ports, it set the MSI
Enable bit so it could use PME, hotplug, AER, etc. As a side effect, that
also enabled delivery of MSI interrupts from downstream components.
The imx6q-pcie driver itself does not depend on portdrv, so set MSI Enable
in imx6q-pcie so MSI from downstream components works even if nobody uses
MSI for the Root Port events.
Fixes: f3fdfc4ac3a2 ("PCI: Remove host driver Kconfig selection of CONFIG_PCIEPORTBUS")
Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Tested-by: Sven Van Asbroeck <TheSven73@googlemail.com>
Tested-by: Trent Piepho <tpiepho@impinj.com>
Reviewed-by: Lucas Stach <l.stach@pengutronix.de>
Acked-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
2018-12-21 12:33:38 +08:00
|
|
|
}
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2014-08-01 02:16:05 +08:00
|
|
|
static void imx6_pcie_shutdown(struct platform_device *pdev)
|
|
|
|
|
{
|
|
|
|
|
struct imx6_pcie *imx6_pcie = platform_get_drvdata(pdev);
|
|
|
|
|
|
|
|
|
|
/* bring down link, so bootloader gets clean state in case of reboot */
|
2016-10-12 11:06:47 +08:00
|
|
|
imx6_pcie_assert_core_reset(imx6_pcie);
|
2014-08-01 02:16:05 +08:00
|
|
|
}
|
|
|
|
|
|
2019-02-02 08:15:20 +08:00
|
|
|
static const struct imx6_pcie_drvdata drvdata[] = {
|
|
|
|
|
[IMX6Q] = {
|
|
|
|
|
.variant = IMX6Q,
|
2019-02-02 08:15:22 +08:00
|
|
|
.flags = IMX6_PCIE_FLAG_IMX6_PHY |
|
|
|
|
|
IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE,
|
2019-07-26 22:40:07 +08:00
|
|
|
.dbi_length = 0x200,
|
2019-02-02 08:15:20 +08:00
|
|
|
},
|
|
|
|
|
[IMX6SX] = {
|
|
|
|
|
.variant = IMX6SX,
|
2019-02-02 08:15:22 +08:00
|
|
|
.flags = IMX6_PCIE_FLAG_IMX6_PHY |
|
2019-04-15 08:46:31 +08:00
|
|
|
IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE |
|
|
|
|
|
IMX6_PCIE_FLAG_SUPPORTS_SUSPEND,
|
2019-02-02 08:15:20 +08:00
|
|
|
},
|
|
|
|
|
[IMX6QP] = {
|
|
|
|
|
.variant = IMX6QP,
|
2019-02-02 08:15:22 +08:00
|
|
|
.flags = IMX6_PCIE_FLAG_IMX6_PHY |
|
|
|
|
|
IMX6_PCIE_FLAG_IMX6_SPEED_CHANGE,
|
2019-02-02 08:15:20 +08:00
|
|
|
},
|
|
|
|
|
[IMX7D] = {
|
|
|
|
|
.variant = IMX7D,
|
2019-04-15 08:46:31 +08:00
|
|
|
.flags = IMX6_PCIE_FLAG_SUPPORTS_SUSPEND,
|
2019-02-02 08:15:20 +08:00
|
|
|
},
|
2019-02-02 08:15:23 +08:00
|
|
|
[IMX8MQ] = {
|
|
|
|
|
.variant = IMX8MQ,
|
|
|
|
|
},
|
2019-02-02 08:15:20 +08:00
|
|
|
};
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
static const struct of_device_id imx6_pcie_of_match[] = {
|
2019-02-02 08:15:20 +08:00
|
|
|
{ .compatible = "fsl,imx6q-pcie", .data = &drvdata[IMX6Q], },
|
|
|
|
|
{ .compatible = "fsl,imx6sx-pcie", .data = &drvdata[IMX6SX], },
|
|
|
|
|
{ .compatible = "fsl,imx6qp-pcie", .data = &drvdata[IMX6QP], },
|
|
|
|
|
{ .compatible = "fsl,imx7d-pcie", .data = &drvdata[IMX7D], },
|
2019-02-02 08:15:23 +08:00
|
|
|
{ .compatible = "fsl,imx8mq-pcie", .data = &drvdata[IMX8MQ], } ,
|
2013-09-26 11:24:47 +08:00
|
|
|
{},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct platform_driver imx6_pcie_driver = {
|
|
|
|
|
.driver = {
|
|
|
|
|
.name = "imx6q-pcie",
|
2013-10-21 17:06:41 +08:00
|
|
|
.of_match_table = imx6_pcie_of_match,
|
2017-04-21 04:36:25 +08:00
|
|
|
.suppress_bind_attrs = true,
|
2018-08-27 19:28:37 +08:00
|
|
|
.pm = &imx6_pcie_pm_ops,
|
2019-04-05 00:45:17 +08:00
|
|
|
.probe_type = PROBE_PREFER_ASYNCHRONOUS,
|
2013-09-26 11:24:47 +08:00
|
|
|
},
|
2017-03-28 23:42:50 +08:00
|
|
|
.probe = imx6_pcie_probe,
|
2014-08-01 02:16:05 +08:00
|
|
|
.shutdown = imx6_pcie_shutdown,
|
2013-09-26 11:24:47 +08:00
|
|
|
};
|
|
|
|
|
|
2019-07-26 22:40:07 +08:00
|
|
|
static void imx6_pcie_quirk(struct pci_dev *dev)
|
|
|
|
|
{
|
|
|
|
|
struct pci_bus *bus = dev->bus;
|
|
|
|
|
struct pcie_port *pp = bus->sysdata;
|
|
|
|
|
|
|
|
|
|
/* Bus parent is the PCI bridge, its parent is this platform driver */
|
|
|
|
|
if (!bus->dev.parent || !bus->dev.parent->parent)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
/* Make sure we only quirk devices associated with this driver */
|
|
|
|
|
if (bus->dev.parent->parent->driver != &imx6_pcie_driver.driver)
|
|
|
|
|
return;
|
|
|
|
|
|
2020-07-22 10:25:00 +08:00
|
|
|
if (pci_is_root_bus(bus)) {
|
2019-07-26 22:40:07 +08:00
|
|
|
struct dw_pcie *pci = to_dw_pcie_from_pp(pp);
|
|
|
|
|
struct imx6_pcie *imx6_pcie = to_imx6_pcie(pci);
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Limit config length to avoid the kernel reading beyond
|
|
|
|
|
* the register set and causing an abort on i.MX 6Quad
|
|
|
|
|
*/
|
|
|
|
|
if (imx6_pcie->drvdata->dbi_length) {
|
|
|
|
|
dev->cfg_size = imx6_pcie->drvdata->dbi_length;
|
|
|
|
|
dev_info(&dev->dev, "Limiting cfg_size to %d\n",
|
|
|
|
|
dev->cfg_size);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
DECLARE_PCI_FIXUP_CLASS_HEADER(PCI_VENDOR_ID_SYNOPSYS, 0xabcd,
|
|
|
|
|
PCI_CLASS_BRIDGE_PCI, 8, imx6_pcie_quirk);
|
|
|
|
|
|
2013-09-26 11:24:47 +08:00
|
|
|
static int __init imx6_pcie_init(void)
|
|
|
|
|
{
|
2019-02-02 08:15:23 +08:00
|
|
|
#ifdef CONFIG_ARM
|
2017-03-28 23:42:50 +08:00
|
|
|
/*
|
|
|
|
|
* Since probe() can be deferred we need to make sure that
|
|
|
|
|
* hook_fault_code is not called after __init memory is freed
|
|
|
|
|
* by kernel and since imx6q_pcie_abort_handler() is a no-op,
|
|
|
|
|
* we can install the handler here without risking it
|
|
|
|
|
* accessing some uninitialized driver state.
|
|
|
|
|
*/
|
2017-05-23 06:06:30 +08:00
|
|
|
hook_fault_code(8, imx6q_pcie_abort_handler, SIGBUS, 0,
|
|
|
|
|
"external abort on non-linefetch");
|
2019-02-02 08:15:23 +08:00
|
|
|
#endif
|
2017-03-28 23:42:50 +08:00
|
|
|
|
|
|
|
|
return platform_driver_register(&imx6_pcie_driver);
|
2013-09-26 11:24:47 +08:00
|
|
|
}
|
2016-08-23 05:59:43 +08:00
|
|
|
device_initcall(imx6_pcie_init);
|