2018-01-27 02:50:27 +08:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2016-03-12 05:35:55 +08:00
|
|
|
/*
|
2016-08-23 05:59:48 +08:00
|
|
|
* Generic PCI host driver common code
|
|
|
|
*
|
2016-03-12 05:35:55 +08:00
|
|
|
* Copyright (C) 2014 ARM Limited
|
|
|
|
*
|
|
|
|
* Author: Will Deacon <will.deacon@arm.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
2020-04-10 07:49:22 +08:00
|
|
|
#include <linux/module.h>
|
2016-03-12 05:35:55 +08:00
|
|
|
#include <linux/of_address.h>
|
2020-04-10 07:49:23 +08:00
|
|
|
#include <linux/of_device.h>
|
2016-03-12 05:35:55 +08:00
|
|
|
#include <linux/of_pci.h>
|
2016-06-11 03:55:09 +08:00
|
|
|
#include <linux/pci-ecam.h>
|
2016-03-12 05:35:55 +08:00
|
|
|
#include <linux/platform_device.h>
|
|
|
|
|
2016-05-12 06:34:46 +08:00
|
|
|
static void gen_pci_unmap_cfg(void *ptr)
|
|
|
|
{
|
|
|
|
pci_ecam_free((struct pci_config_window *)ptr);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pci_config_window *gen_pci_init(struct device *dev,
|
2020-04-10 07:49:21 +08:00
|
|
|
struct list_head *resources, const struct pci_ecam_ops *ops)
|
2016-03-12 05:35:55 +08:00
|
|
|
{
|
|
|
|
int err;
|
2016-05-12 06:34:46 +08:00
|
|
|
struct resource cfgres;
|
|
|
|
struct resource *bus_range = NULL;
|
|
|
|
struct pci_config_window *cfg;
|
2016-03-12 05:35:55 +08:00
|
|
|
|
2016-05-12 06:34:46 +08:00
|
|
|
/* Parse our PCI ranges and request their resources */
|
2019-10-31 06:30:57 +08:00
|
|
|
err = pci_parse_request_of_pci_ranges(dev, resources, NULL, &bus_range);
|
2016-05-12 06:34:46 +08:00
|
|
|
if (err)
|
2018-01-31 04:56:50 +08:00
|
|
|
return ERR_PTR(err);
|
2016-05-12 06:34:46 +08:00
|
|
|
|
|
|
|
err = of_address_to_resource(dev->of_node, 0, &cfgres);
|
2016-03-12 05:35:55 +08:00
|
|
|
if (err) {
|
|
|
|
dev_err(dev, "missing \"reg\" property\n");
|
2016-05-12 06:34:46 +08:00
|
|
|
goto err_out;
|
2016-03-12 05:35:55 +08:00
|
|
|
}
|
|
|
|
|
2016-05-12 06:34:46 +08:00
|
|
|
cfg = pci_ecam_create(dev, &cfgres, bus_range, ops);
|
|
|
|
if (IS_ERR(cfg)) {
|
|
|
|
err = PTR_ERR(cfg);
|
|
|
|
goto err_out;
|
2016-03-12 05:35:55 +08:00
|
|
|
}
|
|
|
|
|
2019-07-08 20:33:54 +08:00
|
|
|
err = devm_add_action_or_reset(dev, gen_pci_unmap_cfg, cfg);
|
2016-05-12 06:34:46 +08:00
|
|
|
if (err) {
|
|
|
|
goto err_out;
|
|
|
|
}
|
|
|
|
return cfg;
|
|
|
|
|
|
|
|
err_out:
|
|
|
|
pci_free_resource_list(resources);
|
|
|
|
return ERR_PTR(err);
|
2016-03-12 05:35:55 +08:00
|
|
|
}
|
|
|
|
|
2020-04-10 07:49:23 +08:00
|
|
|
int pci_host_common_probe(struct platform_device *pdev)
|
2016-03-12 05:35:55 +08:00
|
|
|
{
|
|
|
|
struct device *dev = &pdev->dev;
|
2017-06-29 04:14:00 +08:00
|
|
|
struct pci_host_bridge *bridge;
|
2016-05-12 06:34:46 +08:00
|
|
|
struct pci_config_window *cfg;
|
|
|
|
struct list_head resources;
|
2020-04-10 07:49:23 +08:00
|
|
|
const struct pci_ecam_ops *ops;
|
2017-06-29 04:14:00 +08:00
|
|
|
int ret;
|
|
|
|
|
2020-04-10 07:49:23 +08:00
|
|
|
ops = of_device_get_match_data(&pdev->dev);
|
|
|
|
if (!ops)
|
|
|
|
return -ENODEV;
|
|
|
|
|
2017-06-29 04:14:00 +08:00
|
|
|
bridge = devm_pci_alloc_host_bridge(dev, 0);
|
|
|
|
if (!bridge)
|
|
|
|
return -ENOMEM;
|
2016-03-12 05:35:55 +08:00
|
|
|
|
|
|
|
of_pci_check_probe_only();
|
|
|
|
|
|
|
|
/* Parse and map our Configuration Space windows */
|
2016-05-12 06:34:46 +08:00
|
|
|
cfg = gen_pci_init(dev, &resources, ops);
|
|
|
|
if (IS_ERR(cfg))
|
|
|
|
return PTR_ERR(cfg);
|
2016-03-12 05:35:55 +08:00
|
|
|
|
|
|
|
/* Do not reassign resources if probe only */
|
|
|
|
if (!pci_has_flag(PCI_PROBE_ONLY))
|
PCI: Remove PCI_REASSIGN_ALL_RSRC use on arm and arm64
On arm, PCI_REASSIGN_ALL_RSRC is used only in pcibios_assign_all_busses(),
which helps decide whether to reconfigure bridge bus numbers. It has
nothing to do with BAR assignments. On arm64 and powerpc,
pcibios_assign_all_busses() tests PCI_REASSIGN_ALL_BUS, which makes more
sense.
Align arm with arm64 and powerpc, so they all use PCI_REASSIGN_ALL_BUS for
pcibios_assign_all_busses().
Remove PCI_REASSIGN_ALL_RSRC from the generic, Tegra, Versatile, and
R-Car drivers. These drivers are used only on arm or arm64, where
PCI_REASSIGN_ALL_RSRC is not used after this change, so removing it
should have no effect.
No functional change intended.
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
Reviewed-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
2017-12-01 01:21:57 +08:00
|
|
|
pci_add_flags(PCI_REASSIGN_ALL_BUS);
|
2016-03-12 05:35:55 +08:00
|
|
|
|
2017-06-29 04:14:00 +08:00
|
|
|
list_splice_init(&resources, &bridge->windows);
|
|
|
|
bridge->dev.parent = dev;
|
|
|
|
bridge->sysdata = cfg;
|
|
|
|
bridge->busnr = cfg->busr.start;
|
2020-04-10 07:49:21 +08:00
|
|
|
bridge->ops = (struct pci_ops *)&ops->pci_ops;
|
2017-06-29 04:14:09 +08:00
|
|
|
bridge->map_irq = of_irq_parse_and_map_pci;
|
|
|
|
bridge->swizzle_irq = pci_common_swizzle;
|
2017-06-29 04:14:00 +08:00
|
|
|
|
2018-01-31 04:56:52 +08:00
|
|
|
ret = pci_host_probe(bridge);
|
2017-06-29 04:14:00 +08:00
|
|
|
if (ret < 0) {
|
2018-01-31 04:56:51 +08:00
|
|
|
pci_free_resource_list(&resources);
|
2017-06-29 04:14:00 +08:00
|
|
|
return ret;
|
2016-03-12 05:35:55 +08:00
|
|
|
}
|
|
|
|
|
2018-05-15 17:07:06 +08:00
|
|
|
platform_set_drvdata(pdev, bridge->bus);
|
|
|
|
return 0;
|
|
|
|
}
|
2020-04-10 07:49:22 +08:00
|
|
|
EXPORT_SYMBOL_GPL(pci_host_common_probe);
|
2018-05-15 17:07:06 +08:00
|
|
|
|
|
|
|
int pci_host_common_remove(struct platform_device *pdev)
|
|
|
|
{
|
|
|
|
struct pci_bus *bus = platform_get_drvdata(pdev);
|
|
|
|
|
|
|
|
pci_lock_rescan_remove();
|
|
|
|
pci_stop_root_bus(bus);
|
|
|
|
pci_remove_root_bus(bus);
|
|
|
|
pci_unlock_rescan_remove();
|
|
|
|
|
2016-03-12 05:35:55 +08:00
|
|
|
return 0;
|
|
|
|
}
|
2020-04-10 07:49:22 +08:00
|
|
|
EXPORT_SYMBOL_GPL(pci_host_common_remove);
|
|
|
|
|
|
|
|
MODULE_LICENSE("GPL v2");
|