2013-04-02 13:15:16 +08:00
|
|
|
/*
|
|
|
|
* Copyright 2012 Freescale Semiconductor, Inc.
|
|
|
|
* Copyright 2011 Linaro Ltd.
|
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*/
|
|
|
|
|
|
|
|
/ {
|
|
|
|
memory {
|
|
|
|
reg = <0x10000000 0x40000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
|
|
|
|
reg_usb_otg_vbus: usb_otg_vbus {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "usb_otg_vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
gpio = <&gpio3 22 0>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
2013-06-13 19:51:00 +08:00
|
|
|
|
|
|
|
reg_audio: wm8962_supply {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "wm8962-supply";
|
|
|
|
gpio = <&gpio4 10 0>;
|
|
|
|
enable-active-high;
|
|
|
|
};
|
2013-04-02 13:15:16 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio-keys {
|
|
|
|
compatible = "gpio-keys";
|
|
|
|
|
|
|
|
volume-up {
|
|
|
|
label = "Volume Up";
|
|
|
|
gpios = <&gpio1 4 0>;
|
|
|
|
linux,code = <115>; /* KEY_VOLUMEUP */
|
|
|
|
};
|
|
|
|
|
|
|
|
volume-down {
|
|
|
|
label = "Volume Down";
|
|
|
|
gpios = <&gpio1 5 0>;
|
|
|
|
linux,code = <114>; /* KEY_VOLUMEDOWN */
|
|
|
|
};
|
|
|
|
};
|
2013-06-14 13:22:46 +08:00
|
|
|
|
|
|
|
sound {
|
|
|
|
compatible = "fsl,imx6q-sabresd-wm8962",
|
|
|
|
"fsl,imx-audio-wm8962";
|
|
|
|
model = "wm8962-audio";
|
|
|
|
ssi-controller = <&ssi2>;
|
|
|
|
audio-codec = <&codec>;
|
|
|
|
audio-routing =
|
|
|
|
"Headphone Jack", "HPOUTL",
|
|
|
|
"Headphone Jack", "HPOUTR",
|
|
|
|
"Ext Spk", "SPKOUTL",
|
|
|
|
"Ext Spk", "SPKOUTR",
|
|
|
|
"MICBIAS", "AMIC",
|
|
|
|
"IN3R", "MICBIAS",
|
|
|
|
"DMIC", "MICBIAS",
|
|
|
|
"DMICDAT", "DMIC";
|
|
|
|
mux-int-port = <2>;
|
|
|
|
mux-ext-port = <3>;
|
|
|
|
};
|
2013-04-02 13:15:16 +08:00
|
|
|
};
|
|
|
|
|
2013-06-14 13:19:57 +08:00
|
|
|
&audmux {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_audmux_2>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-06-21 10:19:11 +08:00
|
|
|
&ecspi1 {
|
|
|
|
fsl,spi-num-chipselects = <1>;
|
|
|
|
cs-gpios = <&gpio4 9 0>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_ecspi1_2>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
flash: m25p80@0 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
compatible = "st,m25p32";
|
|
|
|
spi-max-frequency = <20000000>;
|
|
|
|
reg = <0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-04-02 13:15:16 +08:00
|
|
|
&fec {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_enet_1>;
|
|
|
|
phy-mode = "rgmii";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-06-13 19:51:01 +08:00
|
|
|
&i2c1 {
|
|
|
|
clock-frequency = <100000>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_i2c1_2>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
codec: wm8962@1a {
|
|
|
|
compatible = "wlf,wm8962";
|
|
|
|
reg = <0x1a>;
|
2013-07-18 14:42:28 +08:00
|
|
|
clocks = <&clks 201>;
|
2013-06-13 19:51:01 +08:00
|
|
|
DCVDD-supply = <®_audio>;
|
|
|
|
DBVDD-supply = <®_audio>;
|
|
|
|
AVDD-supply = <®_audio>;
|
|
|
|
CPVDD-supply = <®_audio>;
|
|
|
|
MICVDD-supply = <®_audio>;
|
|
|
|
PLLVDD-supply = <®_audio>;
|
|
|
|
SPKVDD1-supply = <®_audio>;
|
|
|
|
SPKVDD2-supply = <®_audio>;
|
|
|
|
gpio-cfg = <
|
|
|
|
0x0000 /* 0:Default */
|
|
|
|
0x0000 /* 1:Default */
|
|
|
|
0x0013 /* 2:FN_DMICCLK */
|
|
|
|
0x0000 /* 3:Default */
|
|
|
|
0x8014 /* 4:FN_DMICCDAT */
|
|
|
|
0x0000 /* 5:Default */
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-11 13:58:36 +08:00
|
|
|
&iomuxc {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
|
|
|
|
hog {
|
|
|
|
pinctrl_hog: hoggrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x80000000
|
|
|
|
MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x80000000
|
|
|
|
MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
|
|
|
|
MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
|
|
|
|
MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x80000000
|
|
|
|
MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x80000000
|
|
|
|
MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x130b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-07-16 22:15:18 +08:00
|
|
|
&ldb {
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
lvds-channel@1 {
|
|
|
|
fsl,data-mapping = "spwg";
|
|
|
|
fsl,data-width = <18>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
display-timings {
|
|
|
|
native-mode = <&timing0>;
|
|
|
|
timing0: hsd100pxn1 {
|
|
|
|
clock-frequency = <65000000>;
|
|
|
|
hactive = <1024>;
|
|
|
|
vactive = <768>;
|
|
|
|
hback-porch = <220>;
|
|
|
|
hfront-porch = <40>;
|
|
|
|
vback-porch = <21>;
|
|
|
|
vfront-porch = <7>;
|
|
|
|
hsync-len = <60>;
|
|
|
|
vsync-len = <10>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-06-14 13:19:57 +08:00
|
|
|
&ssi2 {
|
|
|
|
fsl,mode = "i2s-slave";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-04-02 13:15:16 +08:00
|
|
|
&uart1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_uart1_1>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usbh1 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usbotg {
|
|
|
|
vbus-supply = <®_usb_otg_vbus>;
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usbotg_2>;
|
|
|
|
disable-over-current;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usdhc2 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc2_1>;
|
|
|
|
cd-gpios = <&gpio2 2 0>;
|
|
|
|
wp-gpios = <&gpio2 3 0>;
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usdhc3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usdhc3_1>;
|
|
|
|
cd-gpios = <&gpio2 0 0>;
|
|
|
|
wp-gpios = <&gpio2 1 0>;
|
|
|
|
status = "okay";
|
|
|
|
};
|