2012-12-19 21:33:08 +08:00
|
|
|
/*
|
2013-11-27 07:03:37 +08:00
|
|
|
* Common device tree for IGEP boards based on AM/DM37x
|
2012-12-19 21:33:08 +08:00
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Javier Martinez Canillas <javier@collabora.co.uk>
|
|
|
|
* Copyright (C) 2012 Enric Balletbo i Serra <eballetbo@gmail.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
|
2013-11-27 07:03:37 +08:00
|
|
|
#include "omap36xx.dtsi"
|
2012-12-19 21:33:08 +08:00
|
|
|
|
|
|
|
/ {
|
|
|
|
memory {
|
|
|
|
device_type = "memory";
|
|
|
|
reg = <0x80000000 0x20000000>; /* 512 MB */
|
|
|
|
};
|
|
|
|
|
|
|
|
sound {
|
|
|
|
compatible = "ti,omap-twl4030";
|
|
|
|
ti,model = "igep2";
|
|
|
|
ti,mcbsp = <&mcbsp2>;
|
|
|
|
};
|
2013-11-27 07:03:37 +08:00
|
|
|
|
|
|
|
vdd33: regulator-vdd33 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
regulator-name = "vdd33";
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
2012-12-19 21:33:08 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
&omap3_pmx_core {
|
2012-12-12 23:33:42 +08:00
|
|
|
uart1_pins: pinmux_uart1_pins {
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x152 (PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */
|
|
|
|
0x14c (PIN_OUTPUT |MUX_MODE0) /* uart1_tx.uart1_tx */
|
2012-12-12 23:33:42 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2012-12-19 21:33:08 +08:00
|
|
|
uart3_pins: pinmux_uart3_pins {
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x16e (PIN_INPUT | MUX_MODE0) /* uart3_rx.uart3_rx */
|
|
|
|
0x170 (PIN_OUTPUT | MUX_MODE0) /* uart3_tx.uart3_tx */
|
2012-12-19 21:33:08 +08:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-09-10 23:35:23 +08:00
|
|
|
mcbsp2_pins: pinmux_mcbsp2_pins {
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
0x10c (PIN_INPUT | MUX_MODE0) /* mcbsp2_fsx.mcbsp2_fsx */
|
|
|
|
0x10e (PIN_INPUT | MUX_MODE0) /* mcbsp2_clkx.mcbsp2_clkx */
|
|
|
|
0x110 (PIN_INPUT | MUX_MODE0) /* mcbsp2_dr.mcbsp2.dr */
|
|
|
|
0x112 (PIN_OUTPUT | MUX_MODE0) /* mcbsp2_dx.mcbsp2_dx */
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2012-12-19 21:33:08 +08:00
|
|
|
mmc1_pins: pinmux_mmc1_pins {
|
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x114 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */
|
|
|
|
0x116 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */
|
|
|
|
0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */
|
|
|
|
0x11a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */
|
|
|
|
0x11c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2.sdmmc1_dat2 */
|
|
|
|
0x11e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3.sdmmc1_dat3 */
|
2012-12-19 21:33:08 +08:00
|
|
|
>;
|
|
|
|
};
|
2013-04-18 00:32:09 +08:00
|
|
|
|
2013-11-27 07:03:37 +08:00
|
|
|
mmc2_pins: pinmux_mmc2_pins {
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
0x128 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_clk.sdmmc2_clk */
|
|
|
|
0x12a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_cmd.sdmmc2_cmd */
|
|
|
|
0x12c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat0.sdmmc2_dat0 */
|
|
|
|
0x12e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat1.sdmmc2_dat1 */
|
|
|
|
0x130 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat2.sdmmc2_dat2 */
|
|
|
|
0x132 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat3.sdmmc2_dat3 */
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2014-04-25 00:53:50 +08:00
|
|
|
smsc9221_pins: pinmux_smsc9221_pins {
|
2013-04-18 00:32:09 +08:00
|
|
|
pinctrl-single,pins = <
|
2013-05-31 20:32:59 +08:00
|
|
|
0x1a2 (PIN_INPUT | MUX_MODE4) /* mcspi1_cs2.gpio_176 */
|
2013-04-18 00:32:09 +08:00
|
|
|
>;
|
|
|
|
};
|
2013-06-20 22:42:30 +08:00
|
|
|
|
2013-11-27 07:03:37 +08:00
|
|
|
i2c1_pins: pinmux_i2c1_pins {
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
0x18a (PIN_INPUT | MUX_MODE0) /* i2c1_scl.i2c1_scl */
|
|
|
|
0x18c (PIN_INPUT | MUX_MODE0) /* i2c1_sda.i2c1_sda */
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c3_pins: pinmux_i2c3_pins {
|
|
|
|
pinctrl-single,pins = <
|
|
|
|
0x192 (PIN_INPUT | MUX_MODE0) /* i2c3_scl.i2c3_scl */
|
|
|
|
0x194 (PIN_INPUT | MUX_MODE0) /* i2c3_sda.i2c3_sda */
|
|
|
|
>;
|
|
|
|
};
|
2012-12-19 21:33:08 +08:00
|
|
|
};
|
|
|
|
|
2014-11-06 20:01:42 +08:00
|
|
|
&gpmc {
|
|
|
|
nand@0,0 {
|
|
|
|
linux,mtd-name= "micron,mt29c4g96maz";
|
|
|
|
reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
|
|
|
|
nand-bus-width = <16>;
|
|
|
|
gpmc,device-width = <2>;
|
|
|
|
ti,nand-ecc-opt = "bch8";
|
|
|
|
|
|
|
|
gpmc,sync-clk-ps = <0>;
|
|
|
|
gpmc,cs-on-ns = <0>;
|
|
|
|
gpmc,cs-rd-off-ns = <44>;
|
|
|
|
gpmc,cs-wr-off-ns = <44>;
|
|
|
|
gpmc,adv-on-ns = <6>;
|
|
|
|
gpmc,adv-rd-off-ns = <34>;
|
|
|
|
gpmc,adv-wr-off-ns = <44>;
|
|
|
|
gpmc,we-off-ns = <40>;
|
|
|
|
gpmc,oe-off-ns = <54>;
|
|
|
|
gpmc,access-ns = <64>;
|
|
|
|
gpmc,rd-cycle-ns = <82>;
|
|
|
|
gpmc,wr-cycle-ns = <82>;
|
|
|
|
gpmc,wr-access-ns = <40>;
|
|
|
|
gpmc,wr-data-mux-bus-ns = <0>;
|
|
|
|
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
partition@0 {
|
|
|
|
label = "SPL";
|
|
|
|
reg = <0 0x100000>;
|
|
|
|
};
|
|
|
|
partition@80000 {
|
|
|
|
label = "U-Boot";
|
|
|
|
reg = <0x100000 0x180000>;
|
|
|
|
};
|
|
|
|
partition@1c0000 {
|
|
|
|
label = "Environment";
|
|
|
|
reg = <0x280000 0x100000>;
|
|
|
|
};
|
|
|
|
partition@280000 {
|
|
|
|
label = "Kernel";
|
|
|
|
reg = <0x380000 0x300000>;
|
|
|
|
};
|
|
|
|
partition@780000 {
|
|
|
|
label = "Filesystem";
|
|
|
|
reg = <0x680000 0x1f980000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-12-19 21:33:08 +08:00
|
|
|
&i2c1 {
|
2013-11-27 07:03:37 +08:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&i2c1_pins>;
|
2012-12-19 21:33:08 +08:00
|
|
|
clock-frequency = <2600000>;
|
|
|
|
|
|
|
|
twl: twl@48 {
|
|
|
|
reg = <0x48>;
|
|
|
|
interrupts = <7>; /* SYS_NIRQ cascaded to intc */
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
|
|
|
|
twl_audio: audio {
|
|
|
|
compatible = "ti,twl4030-audio";
|
|
|
|
codec {
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2013-05-31 20:32:55 +08:00
|
|
|
#include "twl4030.dtsi"
|
2013-06-01 05:09:34 +08:00
|
|
|
#include "twl4030_omap3.dtsi"
|
2012-12-19 21:33:08 +08:00
|
|
|
|
2013-11-27 07:03:37 +08:00
|
|
|
&i2c3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&i2c3_pins>;
|
|
|
|
};
|
|
|
|
|
2013-09-10 23:35:23 +08:00
|
|
|
&mcbsp2 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&mcbsp2_pins>;
|
2014-01-24 16:19:05 +08:00
|
|
|
status = "okay";
|
2013-09-10 23:35:23 +08:00
|
|
|
};
|
|
|
|
|
2012-12-19 21:33:08 +08:00
|
|
|
&mmc1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&mmc1_pins>;
|
|
|
|
vmmc-supply = <&vmmc1>;
|
|
|
|
vmmc_aux-supply = <&vsim>;
|
2013-11-27 07:03:36 +08:00
|
|
|
bus-width = <4>;
|
2012-12-19 21:33:08 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
&mmc3 {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-12-12 23:33:42 +08:00
|
|
|
&uart1 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&uart1_pins>;
|
|
|
|
};
|
|
|
|
|
2012-12-19 21:33:08 +08:00
|
|
|
&uart3 {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&uart3_pins>;
|
|
|
|
};
|
|
|
|
|
|
|
|
&twl_gpio {
|
|
|
|
ti,use-leds;
|
|
|
|
};
|
2013-10-07 23:12:23 +08:00
|
|
|
|
|
|
|
&usb_otg_hs {
|
|
|
|
interface-type = <0>;
|
|
|
|
usb-phy = <&usb2_phy>;
|
|
|
|
phys = <&usb2_phy>;
|
|
|
|
phy-names = "usb2-phy";
|
|
|
|
mode = <3>;
|
|
|
|
power = <50>;
|
|
|
|
};
|