2012-04-17 14:26:29 +08:00
|
|
|
/*
|
|
|
|
* at91sam9n12.dtsi - Device Tree include file for AT91SAM9N12 SoC
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Atmel,
|
|
|
|
* 2012 Hong Xu <hong.xu@atmel.com>
|
|
|
|
*
|
|
|
|
* Licensed under GPLv2 or later.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Atmel AT91SAM9N12 SoC";
|
|
|
|
compatible = "atmel,at91sam9n12";
|
|
|
|
interrupt-parent = <&aic>;
|
|
|
|
|
|
|
|
aliases {
|
|
|
|
serial0 = &dbgu;
|
|
|
|
serial1 = &usart0;
|
|
|
|
serial2 = &usart1;
|
|
|
|
serial3 = &usart2;
|
|
|
|
serial4 = &usart3;
|
|
|
|
gpio0 = &pioA;
|
|
|
|
gpio1 = &pioB;
|
|
|
|
gpio2 = &pioC;
|
|
|
|
gpio3 = &pioD;
|
|
|
|
tcb0 = &tcb0;
|
|
|
|
tcb1 = &tcb1;
|
2012-09-12 14:42:16 +08:00
|
|
|
i2c0 = &i2c0;
|
|
|
|
i2c1 = &i2c1;
|
2012-04-17 14:26:29 +08:00
|
|
|
};
|
|
|
|
cpus {
|
|
|
|
cpu@0 {
|
|
|
|
compatible = "arm,arm926ejs";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
memory {
|
|
|
|
reg = <0x20000000 0x10000000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ahb {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
apb {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges;
|
|
|
|
|
|
|
|
aic: interrupt-controller@fffff000 {
|
2012-06-20 22:13:30 +08:00
|
|
|
#interrupt-cells = <3>;
|
2012-04-17 14:26:29 +08:00
|
|
|
compatible = "atmel,at91rm9200-aic";
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0xfffff000 0x200>;
|
|
|
|
};
|
|
|
|
|
|
|
|
ramc0: ramc@ffffe800 {
|
|
|
|
compatible = "atmel,at91sam9g45-ddramc";
|
|
|
|
reg = <0xffffe800 0x200>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pmc: pmc@fffffc00 {
|
|
|
|
compatible = "atmel,at91rm9200-pmc";
|
|
|
|
reg = <0xfffffc00 0x100>;
|
|
|
|
};
|
|
|
|
|
|
|
|
rstc@fffffe00 {
|
|
|
|
compatible = "atmel,at91sam9g45-rstc";
|
|
|
|
reg = <0xfffffe00 0x10>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pit: timer@fffffe30 {
|
|
|
|
compatible = "atmel,at91sam9260-pit";
|
|
|
|
reg = <0xfffffe30 0xf>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <1 4 7>;
|
2012-04-17 14:26:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
shdwc@fffffe10 {
|
|
|
|
compatible = "atmel,at91sam9x5-shdwc";
|
|
|
|
reg = <0xfffffe10 0x10>;
|
|
|
|
};
|
|
|
|
|
2012-11-19 19:23:36 +08:00
|
|
|
mmc0: mmc@f0008000 {
|
|
|
|
compatible = "atmel,hsmci";
|
|
|
|
reg = <0xf0008000 0x600>;
|
|
|
|
interrupts = <12 4 0>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-04-17 14:26:29 +08:00
|
|
|
tcb0: timer@f8008000 {
|
|
|
|
compatible = "atmel,at91sam9x5-tcb";
|
|
|
|
reg = <0xf8008000 0x100>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <17 4 0>;
|
2012-04-17 14:26:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
tcb1: timer@f800c000 {
|
|
|
|
compatible = "atmel,at91sam9x5-tcb";
|
|
|
|
reg = <0xf800c000 0x100>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <17 4 0>;
|
2012-04-17 14:26:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
dma: dma-controller@ffffec00 {
|
|
|
|
compatible = "atmel,at91sam9g45-dma";
|
|
|
|
reg = <0xffffec00 0x200>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <20 4 0>;
|
2012-04-17 14:26:29 +08:00
|
|
|
};
|
|
|
|
|
2012-07-04 17:20:46 +08:00
|
|
|
pinctrl@fffff400 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2012-07-05 16:56:09 +08:00
|
|
|
compatible = "atmel,at91sam9x5-pinctrl", "atmel,at91rm9200-pinctrl", "simple-bus";
|
2012-07-04 17:20:46 +08:00
|
|
|
ranges = <0xfffff400 0xfffff400 0x800>;
|
|
|
|
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,mux-mask = <
|
|
|
|
/* A B C */
|
|
|
|
0xffffffff 0xffe07983 0x00000000 /* pioA */
|
|
|
|
0x00040000 0x00047e0f 0x00000000 /* pioB */
|
|
|
|
0xfdffffff 0x07c00000 0xb83fffff /* pioC */
|
|
|
|
0x003fffff 0x003f8000 0x00000000 /* pioD */
|
|
|
|
>;
|
|
|
|
|
|
|
|
/* shared pinctrl settings */
|
2012-07-05 16:56:09 +08:00
|
|
|
dbgu {
|
|
|
|
pinctrl_dbgu: dbgu-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<0 9 0x1 0x0 /* PA9 periph A */
|
|
|
|
0 10 0x1 0x1>; /* PA10 periph with pullup */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:40:01 +08:00
|
|
|
usart0 {
|
|
|
|
pinctrl_usart0: usart0-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
|
|
|
<0 1 0x1 0x1 /* PA1 periph A with pullup */
|
|
|
|
0 0 0x1 0x0>; /* PA0 periph A */
|
|
|
|
};
|
|
|
|
|
2012-11-19 07:30:01 +08:00
|
|
|
pinctrl_usart0_rts: usart0_rts-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
2012-11-19 07:30:01 +08:00
|
|
|
<0 2 0x1 0x0>; /* PA2 periph A */
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usart0_cts: usart0_cts-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<0 3 0x1 0x0>; /* PA3 periph A */
|
2012-07-05 16:56:09 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:40:01 +08:00
|
|
|
usart1 {
|
|
|
|
pinctrl_usart1: usart1-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
|
|
|
<0 6 0x1 0x1 /* PA6 periph A with pullup */
|
|
|
|
0 5 0x1 0x0>; /* PA5 periph A */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:40:01 +08:00
|
|
|
usart2 {
|
|
|
|
pinctrl_usart2: usart2-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
|
|
|
<0 8 0x1 0x1 /* PA8 periph A with pullup */
|
|
|
|
0 7 0x1 0x0>; /* PA7 periph A */
|
|
|
|
};
|
|
|
|
|
2012-11-19 07:30:01 +08:00
|
|
|
pinctrl_usart2_rts: usart2_rts-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
2012-11-19 07:30:01 +08:00
|
|
|
<1 0 0x2 0x0>; /* PB0 periph B */
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usart2_cts: usart2_cts-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<1 1 0x2 0x0>; /* PB1 periph B */
|
2012-07-05 16:56:09 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:40:01 +08:00
|
|
|
usart3 {
|
|
|
|
pinctrl_usart3: usart3-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
|
|
|
<2 23 0x2 0x1 /* PC23 periph B with pullup */
|
|
|
|
2 22 0x2 0x0>; /* PC22 periph B */
|
|
|
|
};
|
|
|
|
|
2012-11-19 07:30:01 +08:00
|
|
|
pinctrl_usart3_rts: usart3_rts-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<2 24 0x2 0x0>; /* PC24 periph B */
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_usart3_cts: usart3_cts-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
2012-11-19 07:30:01 +08:00
|
|
|
<2 25 0x2 0x0>; /* PC25 periph B */
|
2012-07-05 16:56:09 +08:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:40:01 +08:00
|
|
|
uart0 {
|
|
|
|
pinctrl_uart0: uart0-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
|
|
|
<2 9 0x3 0x1 /* PC9 periph C with pullup */
|
|
|
|
2 8 0x3 0x0>; /* PC8 periph C */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:40:01 +08:00
|
|
|
uart1 {
|
|
|
|
pinctrl_uart1: uart1-0 {
|
2012-07-05 16:56:09 +08:00
|
|
|
atmel,pins =
|
|
|
|
<2 16 0x3 0x1 /* PC17 periph C with pullup */
|
|
|
|
2 17 0x3 0x0>; /* PC16 periph C */
|
|
|
|
};
|
|
|
|
};
|
2012-07-05 16:56:09 +08:00
|
|
|
|
2012-07-12 23:36:52 +08:00
|
|
|
nand {
|
|
|
|
pinctrl_nand: nand-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<3 5 0x0 0x1 /* PD5 gpio RDY pin pull_up*/
|
|
|
|
3 4 0x0 0x1>; /* PD4 gpio enable pin pull_up */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-11-16 08:24:17 +08:00
|
|
|
mmc0 {
|
|
|
|
pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<0 17 0x1 0x0 /* PA17 periph A */
|
|
|
|
0 16 0x1 0x1 /* PA16 periph A with pullup */
|
|
|
|
0 15 0x1 0x1>; /* PA15 periph A with pullup */
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<0 18 0x1 0x1 /* PA18 periph A with pullup */
|
|
|
|
0 19 0x1 0x1 /* PA19 periph A with pullup */
|
|
|
|
0 20 0x1 0x1>; /* PA20 periph A with pullup */
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {
|
|
|
|
atmel,pins =
|
|
|
|
<0 11 0x2 0x1 /* PA11 periph B with pullup */
|
|
|
|
0 12 0x2 0x1 /* PA12 periph B with pullup */
|
|
|
|
0 13 0x2 0x1 /* PA13 periph B with pullup */
|
|
|
|
0 14 0x2 0x1>; /* PA14 periph B with pullup */
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-07-04 17:20:46 +08:00
|
|
|
pioA: gpio@fffff400 {
|
|
|
|
compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
|
|
|
|
reg = <0xfffff400 0x200>;
|
|
|
|
interrupts = <2 4 1>;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pioB: gpio@fffff600 {
|
|
|
|
compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
|
|
|
|
reg = <0xfffff600 0x200>;
|
|
|
|
interrupts = <2 4 1>;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pioC: gpio@fffff800 {
|
|
|
|
compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
|
|
|
|
reg = <0xfffff800 0x200>;
|
|
|
|
interrupts = <3 4 1>;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pioD: gpio@fffffa00 {
|
|
|
|
compatible = "atmel,at91sam9x5-gpio", "atmel,at91rm9200-gpio";
|
|
|
|
reg = <0xfffffa00 0x200>;
|
|
|
|
interrupts = <3 4 1>;
|
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-controller;
|
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
|
|
|
};
|
2012-04-17 14:26:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
dbgu: serial@fffff200 {
|
|
|
|
compatible = "atmel,at91sam9260-usart";
|
|
|
|
reg = <0xfffff200 0x200>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <1 4 7>;
|
2012-07-05 16:56:09 +08:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_dbgu>;
|
2012-04-17 14:26:29 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart0: serial@f801c000 {
|
|
|
|
compatible = "atmel,at91sam9260-usart";
|
|
|
|
reg = <0xf801c000 0x4000>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <5 4 5>;
|
2012-04-17 14:26:29 +08:00
|
|
|
atmel,use-dma-rx;
|
|
|
|
atmel,use-dma-tx;
|
2012-07-05 16:56:09 +08:00
|
|
|
pinctrl-names = "default";
|
2012-11-19 06:40:01 +08:00
|
|
|
pinctrl-0 = <&pinctrl_usart0>;
|
2012-04-17 14:26:29 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart1: serial@f8020000 {
|
|
|
|
compatible = "atmel,at91sam9260-usart";
|
|
|
|
reg = <0xf8020000 0x4000>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <6 4 5>;
|
2012-04-17 14:26:29 +08:00
|
|
|
atmel,use-dma-rx;
|
|
|
|
atmel,use-dma-tx;
|
2012-07-05 16:56:09 +08:00
|
|
|
pinctrl-names = "default";
|
2012-11-19 06:40:01 +08:00
|
|
|
pinctrl-0 = <&pinctrl_usart1>;
|
2012-04-17 14:26:29 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart2: serial@f8024000 {
|
|
|
|
compatible = "atmel,at91sam9260-usart";
|
|
|
|
reg = <0xf8024000 0x4000>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <7 4 5>;
|
2012-04-17 14:26:29 +08:00
|
|
|
atmel,use-dma-rx;
|
|
|
|
atmel,use-dma-tx;
|
2012-07-05 16:56:09 +08:00
|
|
|
pinctrl-names = "default";
|
2012-11-19 06:40:01 +08:00
|
|
|
pinctrl-0 = <&pinctrl_usart2>;
|
2012-04-17 14:26:29 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usart3: serial@f8028000 {
|
|
|
|
compatible = "atmel,at91sam9260-usart";
|
|
|
|
reg = <0xf8028000 0x4000>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <8 4 5>;
|
2012-04-17 14:26:29 +08:00
|
|
|
atmel,use-dma-rx;
|
|
|
|
atmel,use-dma-tx;
|
2012-07-05 16:56:09 +08:00
|
|
|
pinctrl-names = "default";
|
2012-11-19 06:40:01 +08:00
|
|
|
pinctrl-0 = <&pinctrl_usart3>;
|
2012-04-17 14:26:29 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-09-12 14:42:16 +08:00
|
|
|
|
|
|
|
i2c0: i2c@f8010000 {
|
|
|
|
compatible = "atmel,at91sam9x5-i2c";
|
|
|
|
reg = <0xf8010000 0x100>;
|
|
|
|
interrupts = <9 4 6>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c1: i2c@f8014000 {
|
|
|
|
compatible = "atmel,at91sam9x5-i2c";
|
|
|
|
reg = <0xf8014000 0x100>;
|
|
|
|
interrupts = <10 4 6>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-04-17 14:26:29 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
nand0: nand@40000000 {
|
|
|
|
compatible = "atmel,at91rm9200-nand";
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
reg = < 0x40000000 0x10000000
|
|
|
|
0xffffe000 0x00000600
|
|
|
|
0xffffe600 0x00000200
|
|
|
|
0x00100000 0x00100000
|
|
|
|
>;
|
|
|
|
atmel,nand-addr-offset = <21>;
|
|
|
|
atmel,nand-cmd-offset = <22>;
|
2012-07-12 23:36:52 +08:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_nand>;
|
2012-04-17 14:26:29 +08:00
|
|
|
gpios = <&pioD 5 0
|
|
|
|
&pioD 4 0
|
|
|
|
0
|
|
|
|
>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
usb0: ohci@00500000 {
|
|
|
|
compatible = "atmel,at91rm9200-ohci", "usb-ohci";
|
|
|
|
reg = <0x00500000 0x00100000>;
|
2012-06-20 22:13:30 +08:00
|
|
|
interrupts = <22 4 2>;
|
2012-04-17 14:26:29 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@0 {
|
|
|
|
compatible = "i2c-gpio";
|
|
|
|
gpios = <&pioA 30 0 /* sda */
|
|
|
|
&pioA 31 0 /* scl */
|
|
|
|
>;
|
|
|
|
i2c-gpio,sda-open-drain;
|
|
|
|
i2c-gpio,scl-open-drain;
|
|
|
|
i2c-gpio,delay-us = <2>; /* ~100 kHz */
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
};
|