2012-06-14 01:01:28 +08:00
|
|
|
/*
|
|
|
|
* Device Tree Include file for Marvell Armada XP family SoC
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Marvell
|
|
|
|
*
|
|
|
|
* Lior Amsalem <alior@marvell.com>
|
|
|
|
* Gregory CLEMENT <gregory.clement@free-electrons.com>
|
|
|
|
* Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
|
|
|
|
* Ben Dooks <ben.dooks@codethink.co.uk>
|
|
|
|
*
|
|
|
|
* This file is licensed under the terms of the GNU General Public
|
|
|
|
* License version 2. This program is licensed "as is" without any
|
|
|
|
* warranty of any kind, whether express or implied.
|
|
|
|
*
|
2012-08-02 23:13:47 +08:00
|
|
|
* Contains definitions specific to the Armada XP SoC that are not
|
2012-06-14 01:01:28 +08:00
|
|
|
* common to all Armada SoCs.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "armada-370-xp.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "Marvell Armada XP family SoC";
|
|
|
|
compatible = "marvell,armadaxp", "marvell,armada-370-xp";
|
|
|
|
|
2012-09-27 00:02:49 +08:00
|
|
|
L2: l2-cache {
|
|
|
|
compatible = "marvell,aurora-system-cache";
|
|
|
|
reg = <0xd0008000 0x1000>;
|
|
|
|
cache-id-part = <0x100>;
|
|
|
|
wt-override;
|
|
|
|
};
|
|
|
|
|
2012-06-14 01:01:28 +08:00
|
|
|
mpic: interrupt-controller@d0020000 {
|
|
|
|
reg = <0xd0020a00 0x1d0>,
|
2012-08-02 16:19:12 +08:00
|
|
|
<0xd0021070 0x58>;
|
2012-06-14 01:01:28 +08:00
|
|
|
};
|
|
|
|
|
2012-08-02 16:17:51 +08:00
|
|
|
armada-370-xp-pmsu@d0022000 {
|
|
|
|
compatible = "marvell,armada-370-xp-pmsu";
|
|
|
|
reg = <0xd0022100 0x430>,
|
|
|
|
<0xd0020800 0x20>;
|
2012-06-14 01:01:28 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
soc {
|
|
|
|
serial@d0012200 {
|
|
|
|
compatible = "ns16550";
|
|
|
|
reg = <0xd0012200 0x100>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <43>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
serial@d0012300 {
|
|
|
|
compatible = "ns16550";
|
|
|
|
reg = <0xd0012300 0x100>;
|
|
|
|
reg-shift = <2>;
|
|
|
|
interrupts = <44>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
timer@d0020300 {
|
|
|
|
marvell,timer-25Mhz;
|
|
|
|
};
|
|
|
|
|
2012-11-17 22:22:24 +08:00
|
|
|
coreclk: mvebu-sar@d0018230 {
|
|
|
|
compatible = "marvell,armada-xp-core-clock";
|
|
|
|
reg = <0xd0018230 0x08>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
cpuclk: clock-complex@d0018700 {
|
|
|
|
#clock-cells = <1>;
|
|
|
|
compatible = "marvell,armada-xp-cpu-clock";
|
|
|
|
reg = <0xd0018700 0xA0>;
|
|
|
|
clocks = <&coreclk 1>;
|
|
|
|
};
|
|
|
|
|
|
|
|
gateclk: clock-gating-control@d0018220 {
|
|
|
|
compatible = "marvell,armada-xp-gating-clock";
|
|
|
|
reg = <0xd0018220 0x4>;
|
|
|
|
clocks = <&coreclk 0>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2012-06-14 01:01:28 +08:00
|
|
|
system-controller@d0018200 {
|
|
|
|
compatible = "marvell,armada-370-xp-system-controller";
|
|
|
|
reg = <0xd0018200 0x500>;
|
|
|
|
};
|
2012-09-04 21:06:43 +08:00
|
|
|
|
|
|
|
ethernet@d0030000 {
|
|
|
|
compatible = "marvell,armada-370-neta";
|
|
|
|
reg = <0xd0030000 0x2500>;
|
|
|
|
interrupts = <12>;
|
2012-11-19 21:18:09 +08:00
|
|
|
clocks = <&gateclk 2>;
|
2012-09-04 21:06:43 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
ethernet@d0034000 {
|
|
|
|
compatible = "marvell,armada-370-neta";
|
|
|
|
reg = <0xd0034000 0x2500>;
|
|
|
|
interrupts = <14>;
|
2012-11-19 21:18:09 +08:00
|
|
|
clocks = <&gateclk 1>;
|
2012-09-04 21:06:43 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-11-22 03:57:23 +08:00
|
|
|
|
2012-11-20 23:03:19 +08:00
|
|
|
xor@d0060900 {
|
|
|
|
compatible = "marvell,orion-xor";
|
|
|
|
reg = <0xd0060900 0x100
|
|
|
|
0xd0060b00 0x100>;
|
|
|
|
clocks = <&gateclk 22>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
xor10 {
|
|
|
|
interrupts = <51>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
|
|
|
xor11 {
|
|
|
|
interrupts = <52>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
dmacap,memset;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
xor@d00f0900 {
|
|
|
|
compatible = "marvell,orion-xor";
|
|
|
|
reg = <0xd00F0900 0x100
|
|
|
|
0xd00F0B00 0x100>;
|
|
|
|
clocks = <&gateclk 28>;
|
|
|
|
status = "okay";
|
|
|
|
|
|
|
|
xor00 {
|
|
|
|
interrupts = <94>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
};
|
|
|
|
xor01 {
|
|
|
|
interrupts = <95>;
|
|
|
|
dmacap,memcpy;
|
|
|
|
dmacap,xor;
|
|
|
|
dmacap,memset;
|
|
|
|
};
|
|
|
|
};
|
2012-06-14 01:01:28 +08:00
|
|
|
};
|
|
|
|
};
|