2018-10-10 19:26:48 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_COMMON
|
|
|
|
tristate
|
|
|
|
|
2019-05-03 22:17:39 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC
|
|
|
|
tristate
|
|
|
|
|
|
|
|
config CRYPTO_DEV_FSL_CAAM_AHASH_API_DESC
|
|
|
|
tristate
|
|
|
|
|
2011-03-13 16:54:26 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
tristate "Freescale CAAM-Multicore platform driver backend"
|
2016-05-19 23:11:33 +08:00
|
|
|
depends on FSL_SOC || ARCH_MXC || ARCH_LAYERSCAPE
|
2017-09-01 22:12:59 +08:00
|
|
|
select SOC_BUS
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
select CRYPTO_DEV_FSL_CAAM_COMMON
|
2011-03-13 16:54:26 +08:00
|
|
|
help
|
|
|
|
Enables the driver module for Freescale's Cryptographic Accelerator
|
|
|
|
and Assurance Module (CAAM), also known as the SEC version 4 (SEC4).
|
2013-10-25 14:31:01 +08:00
|
|
|
This module creates job ring devices, and configures h/w
|
2011-03-13 16:54:26 +08:00
|
|
|
to operate as a DPAA component automatically, depending
|
|
|
|
on h/w feature availability.
|
|
|
|
|
|
|
|
To compile this driver as a module, choose M here: the module
|
|
|
|
will be called caam.
|
|
|
|
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
if CRYPTO_DEV_FSL_CAAM
|
|
|
|
|
|
|
|
config CRYPTO_DEV_FSL_CAAM_DEBUG
|
|
|
|
bool "Enable debug output in CAAM driver"
|
|
|
|
help
|
|
|
|
Selecting this will enable printing of various debug
|
|
|
|
information in the CAAM driver.
|
|
|
|
|
2019-05-03 22:17:39 +08:00
|
|
|
menuconfig CRYPTO_DEV_FSL_CAAM_JR
|
2013-10-25 14:31:01 +08:00
|
|
|
tristate "Freescale CAAM Job Ring driver backend"
|
|
|
|
default y
|
|
|
|
help
|
|
|
|
Enables the driver module for Job Rings which are part of
|
|
|
|
Freescale's Cryptographic Accelerator
|
|
|
|
and Assurance Module (CAAM). This module adds a job ring operation
|
|
|
|
interface.
|
|
|
|
|
|
|
|
To compile this driver as a module, choose M here: the module
|
|
|
|
will be called caam_jr.
|
|
|
|
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
if CRYPTO_DEV_FSL_CAAM_JR
|
|
|
|
|
2011-03-13 16:54:26 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_RINGSIZE
|
|
|
|
int "Job Ring size"
|
|
|
|
range 2 9
|
|
|
|
default "9"
|
|
|
|
help
|
|
|
|
Select size of Job Rings as a power of 2, within the
|
|
|
|
range 2-9 (ring size 4-512).
|
|
|
|
Examples:
|
|
|
|
2 => 4
|
|
|
|
3 => 8
|
|
|
|
4 => 16
|
|
|
|
5 => 32
|
|
|
|
6 => 64
|
|
|
|
7 => 128
|
|
|
|
8 => 256
|
|
|
|
9 => 512
|
|
|
|
|
|
|
|
config CRYPTO_DEV_FSL_CAAM_INTC
|
|
|
|
bool "Job Ring interrupt coalescing"
|
|
|
|
help
|
|
|
|
Enable the Job Ring's interrupt coalescing feature.
|
|
|
|
|
2012-06-23 08:48:53 +08:00
|
|
|
Note: the driver already provides adequate
|
|
|
|
interrupt coalescing in software.
|
|
|
|
|
2011-03-13 16:54:26 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_INTC_COUNT_THLD
|
|
|
|
int "Job Ring interrupt coalescing count threshold"
|
|
|
|
depends on CRYPTO_DEV_FSL_CAAM_INTC
|
|
|
|
range 1 255
|
|
|
|
default 255
|
|
|
|
help
|
|
|
|
Select number of descriptor completions to queue before
|
|
|
|
raising an interrupt, in the range 1-255. Note that a selection
|
|
|
|
of 1 functionally defeats the coalescing feature, and a selection
|
|
|
|
equal or greater than the job ring size will force timeouts.
|
|
|
|
|
|
|
|
config CRYPTO_DEV_FSL_CAAM_INTC_TIME_THLD
|
|
|
|
int "Job Ring interrupt coalescing timer threshold"
|
|
|
|
depends on CRYPTO_DEV_FSL_CAAM_INTC
|
|
|
|
range 1 65535
|
|
|
|
default 2048
|
|
|
|
help
|
|
|
|
Select number of bus clocks/64 to timeout in the case that one or
|
|
|
|
more descriptor completions are queued without reaching the count
|
|
|
|
threshold. Range is 1-65535.
|
|
|
|
|
|
|
|
config CRYPTO_DEV_FSL_CAAM_CRYPTO_API
|
2019-05-03 22:17:39 +08:00
|
|
|
bool "Register algorithm implementations with the Crypto API"
|
2011-03-13 16:54:26 +08:00
|
|
|
default y
|
2019-05-03 22:17:39 +08:00
|
|
|
select CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC
|
2015-06-17 14:58:24 +08:00
|
|
|
select CRYPTO_AEAD
|
2011-03-13 16:54:26 +08:00
|
|
|
select CRYPTO_AUTHENC
|
2019-10-26 03:41:13 +08:00
|
|
|
select CRYPTO_SKCIPHER
|
2019-08-15 17:01:09 +08:00
|
|
|
select CRYPTO_LIB_DES
|
2011-03-13 16:54:26 +08:00
|
|
|
help
|
|
|
|
Selecting this will offload crypto for users of the
|
|
|
|
scatterlist crypto API (such as the linux native IPSec
|
|
|
|
stack) to the SEC4 via job ring.
|
|
|
|
|
crypto: caam/qi - add ablkcipher and authenc algorithms
Add support to submit ablkcipher and authenc algorithms
via the QI backend:
-ablkcipher:
cbc({aes,des,des3_ede})
ctr(aes), rfc3686(ctr(aes))
xts(aes)
-authenc:
authenc(hmac(md5),cbc({aes,des,des3_ede}))
authenc(hmac(sha*),cbc({aes,des,des3_ede}))
caam/qi being a new driver, let's wait some time to settle down without
interfering with existing caam/jr driver.
Accordingly, for now all caam/qi algorithms (caamalg_qi module) are
marked to be of lower priority than caam/jr ones (caamalg module).
Signed-off-by: Vakul Garg <vakul.garg@nxp.com>
Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-03-17 18:06:02 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_CRYPTO_API_QI
|
2019-05-03 22:17:39 +08:00
|
|
|
bool "Queue Interface as Crypto API backend"
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
depends on FSL_DPAA && NET
|
crypto: caam/qi - add ablkcipher and authenc algorithms
Add support to submit ablkcipher and authenc algorithms
via the QI backend:
-ablkcipher:
cbc({aes,des,des3_ede})
ctr(aes), rfc3686(ctr(aes))
xts(aes)
-authenc:
authenc(hmac(md5),cbc({aes,des,des3_ede}))
authenc(hmac(sha*),cbc({aes,des,des3_ede}))
caam/qi being a new driver, let's wait some time to settle down without
interfering with existing caam/jr driver.
Accordingly, for now all caam/qi algorithms (caamalg_qi module) are
marked to be of lower priority than caam/jr ones (caamalg module).
Signed-off-by: Vakul Garg <vakul.garg@nxp.com>
Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-03-17 18:06:02 +08:00
|
|
|
default y
|
2019-05-03 22:17:39 +08:00
|
|
|
select CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC
|
crypto: caam/qi - add ablkcipher and authenc algorithms
Add support to submit ablkcipher and authenc algorithms
via the QI backend:
-ablkcipher:
cbc({aes,des,des3_ede})
ctr(aes), rfc3686(ctr(aes))
xts(aes)
-authenc:
authenc(hmac(md5),cbc({aes,des,des3_ede}))
authenc(hmac(sha*),cbc({aes,des,des3_ede}))
caam/qi being a new driver, let's wait some time to settle down without
interfering with existing caam/jr driver.
Accordingly, for now all caam/qi algorithms (caamalg_qi module) are
marked to be of lower priority than caam/jr ones (caamalg module).
Signed-off-by: Vakul Garg <vakul.garg@nxp.com>
Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-03-17 18:06:02 +08:00
|
|
|
select CRYPTO_AUTHENC
|
2019-10-26 03:41:13 +08:00
|
|
|
select CRYPTO_SKCIPHER
|
2019-07-31 21:08:05 +08:00
|
|
|
select CRYPTO_DES
|
crypto: caam/qi - add ablkcipher and authenc algorithms
Add support to submit ablkcipher and authenc algorithms
via the QI backend:
-ablkcipher:
cbc({aes,des,des3_ede})
ctr(aes), rfc3686(ctr(aes))
xts(aes)
-authenc:
authenc(hmac(md5),cbc({aes,des,des3_ede}))
authenc(hmac(sha*),cbc({aes,des,des3_ede}))
caam/qi being a new driver, let's wait some time to settle down without
interfering with existing caam/jr driver.
Accordingly, for now all caam/qi algorithms (caamalg_qi module) are
marked to be of lower priority than caam/jr ones (caamalg module).
Signed-off-by: Vakul Garg <vakul.garg@nxp.com>
Signed-off-by: Alex Porosanu <alexandru.porosanu@nxp.com>
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2017-03-17 18:06:02 +08:00
|
|
|
help
|
|
|
|
Selecting this will use CAAM Queue Interface (QI) for sending
|
|
|
|
& receiving crypto jobs to/from CAAM. This gives better performance
|
|
|
|
than job ring interface when the number of cores are more than the
|
|
|
|
number of job rings assigned to the kernel. The number of portals
|
|
|
|
assigned to the kernel should also be more than the number of
|
|
|
|
job rings.
|
|
|
|
|
2012-06-23 08:48:47 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_AHASH_API
|
2019-05-03 22:17:39 +08:00
|
|
|
bool "Register hash algorithm implementations with Crypto API"
|
2012-06-23 08:48:47 +08:00
|
|
|
default y
|
2019-05-03 22:17:39 +08:00
|
|
|
select CRYPTO_DEV_FSL_CAAM_AHASH_API_DESC
|
2013-03-05 21:33:16 +08:00
|
|
|
select CRYPTO_HASH
|
2012-06-23 08:48:47 +08:00
|
|
|
help
|
|
|
|
Selecting this will offload ahash for users of the
|
|
|
|
scatterlist crypto API to the SEC4 via job ring.
|
|
|
|
|
2016-07-04 18:12:08 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_PKC_API
|
2019-11-21 11:20:48 +08:00
|
|
|
bool "Register public key cryptography implementations with Crypto API"
|
|
|
|
default y
|
|
|
|
select CRYPTO_RSA
|
|
|
|
help
|
|
|
|
Selecting this will allow SEC Public key support for RSA.
|
|
|
|
Supported cryptographic primitives: encryption, decryption,
|
|
|
|
signature and verification.
|
2016-07-04 18:12:08 +08:00
|
|
|
|
2012-06-23 08:48:50 +08:00
|
|
|
config CRYPTO_DEV_FSL_CAAM_RNG_API
|
2019-05-03 22:17:39 +08:00
|
|
|
bool "Register caam device for hwrng API"
|
2012-06-23 08:48:50 +08:00
|
|
|
default y
|
|
|
|
select CRYPTO_RNG
|
|
|
|
select HW_RANDOM
|
|
|
|
help
|
|
|
|
Selecting this will register the SEC4 hardware rng to
|
|
|
|
the hw_random API for suppying the kernel entropy pool.
|
|
|
|
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
endif # CRYPTO_DEV_FSL_CAAM_JR
|
|
|
|
|
|
|
|
endif # CRYPTO_DEV_FSL_CAAM
|
|
|
|
|
|
|
|
config CRYPTO_DEV_FSL_DPAA2_CAAM
|
|
|
|
tristate "QorIQ DPAA2 CAAM (DPSECI) driver"
|
|
|
|
depends on FSL_MC_DPIO
|
2018-09-26 21:00:34 +08:00
|
|
|
depends on NETDEVICES
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
select CRYPTO_DEV_FSL_CAAM_COMMON
|
2019-05-03 22:17:39 +08:00
|
|
|
select CRYPTO_DEV_FSL_CAAM_CRYPTO_API_DESC
|
|
|
|
select CRYPTO_DEV_FSL_CAAM_AHASH_API_DESC
|
2019-10-26 03:41:13 +08:00
|
|
|
select CRYPTO_SKCIPHER
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
select CRYPTO_AUTHENC
|
|
|
|
select CRYPTO_AEAD
|
2018-09-12 16:59:36 +08:00
|
|
|
select CRYPTO_HASH
|
2019-07-31 21:08:05 +08:00
|
|
|
select CRYPTO_DES
|
2013-08-14 23:56:46 +08:00
|
|
|
help
|
crypto: caam/qi2 - add DPAA2-CAAM driver
Add CAAM driver that works using the DPSECI backend, i.e. manages
DPSECI DPAA2 objects sitting on the Management Complex (MC) fsl-mc bus.
Data transfers (crypto requests) are sent/received to/from CAAM crypto
engine via Queue Interface (v2), this being similar to existing caam/qi.
OTOH, configuration/setup (obtaining virtual queue IDs, authorization
etc.) is done by sending commands to the MC f/w.
Note that the CAAM accelerator included in DPAA2 platforms still has
Job Rings. However, the driver being added does not handle access
via this backend. Kconfig & Makefile are updated such that DPAA2-CAAM
(a.k.a. "caam/qi2") driver does not depend on caam/jr or caam/qi
backends - which rely on platform bus support (ctrl.c).
Support for the following aead and authenc algorithms is also added
in this patch:
-aead:
gcm(aes)
rfc4106(gcm(aes))
rfc4543(gcm(aes))
-authenc:
authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede}))
echainiv(authenc(hmac({md5,sha*}),cbc({aes,des,des3_ede})))
authenc(hmac({md5,sha*}),rfc3686(ctr(aes))
seqiv(authenc(hmac({md5,sha*}),rfc3686(ctr(aes)))
Signed-off-by: Horia Geantă <horia.geanta@nxp.com>
Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
2018-09-12 16:59:33 +08:00
|
|
|
CAAM driver for QorIQ Data Path Acceleration Architecture 2.
|
|
|
|
It handles DPSECI DPAA2 objects that sit on the Management Complex
|
|
|
|
(MC) fsl-mc bus.
|
|
|
|
|
|
|
|
To compile this as a module, choose M here: the module
|
|
|
|
will be called dpaa2_caam.
|