2012-11-06 14:09:04 +08:00
|
|
|
/*
|
|
|
|
* Samsung's Exynos4x12 SoCs device tree source
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012 Samsung Electronics Co., Ltd.
|
|
|
|
* http://www.samsung.com
|
|
|
|
*
|
|
|
|
* Samsung's Exynos4x12 SoCs device nodes are listed in this file. Exynos4x12
|
|
|
|
* based board files can include this file and provide values for board specfic
|
|
|
|
* bindings.
|
|
|
|
*
|
|
|
|
* Note: This file does not include device nodes for all the controllers in
|
|
|
|
* Exynos4x12 SoC. As device tree coverage for Exynos4x12 increases, additional
|
|
|
|
* nodes can be added to this file.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
2013-06-17 23:02:08 +08:00
|
|
|
#include "exynos4.dtsi"
|
|
|
|
#include "exynos4x12-pinctrl.dtsi"
|
2012-11-06 14:09:04 +08:00
|
|
|
|
|
|
|
/ {
|
2012-11-07 07:50:40 +08:00
|
|
|
aliases {
|
|
|
|
pinctrl0 = &pinctrl_0;
|
|
|
|
pinctrl1 = &pinctrl_1;
|
|
|
|
pinctrl2 = &pinctrl_2;
|
|
|
|
pinctrl3 = &pinctrl_3;
|
|
|
|
};
|
|
|
|
|
2013-03-09 16:11:33 +08:00
|
|
|
clock: clock-controller@0x10030000 {
|
|
|
|
compatible = "samsung,exynos4412-clock";
|
|
|
|
reg = <0x10030000 0x20000>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|
|
|
|
|
2012-11-07 07:50:40 +08:00
|
|
|
pinctrl_0: pinctrl@11400000 {
|
2013-01-03 08:05:42 +08:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-07 07:50:40 +08:00
|
|
|
reg = <0x11400000 0x1000>;
|
|
|
|
interrupts = <0 47 0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_1: pinctrl@11000000 {
|
2013-01-03 08:05:42 +08:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-07 07:50:40 +08:00
|
|
|
reg = <0x11000000 0x1000>;
|
|
|
|
interrupts = <0 46 0>;
|
|
|
|
|
|
|
|
wakup_eint: wakeup-interrupt-controller {
|
|
|
|
compatible = "samsung,exynos4210-wakeup-eint";
|
|
|
|
interrupt-parent = <&gic>;
|
|
|
|
interrupts = <0 32 0>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_2: pinctrl@03860000 {
|
2013-01-03 08:05:42 +08:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-07 07:50:40 +08:00
|
|
|
reg = <0x03860000 0x1000>;
|
|
|
|
interrupt-parent = <&combiner>;
|
|
|
|
interrupts = <10 0>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_3: pinctrl@106E0000 {
|
2013-01-03 08:05:42 +08:00
|
|
|
compatible = "samsung,exynos4x12-pinctrl";
|
2012-11-07 07:50:40 +08:00
|
|
|
reg = <0x106E0000 0x1000>;
|
|
|
|
interrupts = <0 72 0>;
|
|
|
|
};
|
2013-04-04 12:51:10 +08:00
|
|
|
|
|
|
|
g2d@10800000 {
|
|
|
|
compatible = "samsung,exynos4212-g2d";
|
|
|
|
reg = <0x10800000 0x1000>;
|
|
|
|
interrupts = <0 89 0>;
|
2013-06-10 16:52:27 +08:00
|
|
|
clocks = <&clock 177>, <&clock 277>;
|
|
|
|
clock-names = "sclk_fimg2d", "fimg2d";
|
2013-04-04 12:51:10 +08:00
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-11-06 14:09:04 +08:00
|
|
|
};
|