2019-05-19 20:07:45 +08:00
|
|
|
# SPDX-License-Identifier: GPL-2.0-only
|
2022-01-12 19:40:38 +08:00
|
|
|
|
|
|
|
if (ARCH_MXC && ARM64) || COMPILE_TEST
|
|
|
|
|
2018-11-15 22:12:47 +08:00
|
|
|
config PHY_FSL_IMX8MQ_USB
|
|
|
|
tristate "Freescale i.MX8M USB3 PHY"
|
|
|
|
depends on OF && HAS_IOMEM
|
|
|
|
select GENERIC_PHY
|
2018-12-23 15:03:30 +08:00
|
|
|
default ARCH_MXC && ARM64
|
2019-06-21 03:42:37 +08:00
|
|
|
|
2022-07-06 11:48:10 +08:00
|
|
|
config PHY_MIXEL_LVDS_PHY
|
|
|
|
tristate "Mixel LVDS PHY support"
|
|
|
|
depends on OF
|
|
|
|
select GENERIC_PHY
|
|
|
|
select REGMAP_MMIO
|
|
|
|
help
|
|
|
|
Enable this to add support for the Mixel LVDS PHY as found
|
|
|
|
on NXP's i.MX8qm SoC.
|
|
|
|
|
2019-06-21 03:42:37 +08:00
|
|
|
config PHY_MIXEL_MIPI_DPHY
|
|
|
|
tristate "Mixel MIPI DSI PHY support"
|
|
|
|
depends on OF && HAS_IOMEM
|
|
|
|
select GENERIC_PHY
|
|
|
|
select GENERIC_PHY_MIPI_DPHY
|
|
|
|
select REGMAP_MMIO
|
|
|
|
help
|
|
|
|
Enable this to add support for the Mixel DSI PHY as found
|
|
|
|
on NXP's i.MX8 family of SOCs.
|
2021-12-02 16:02:35 +08:00
|
|
|
|
|
|
|
config PHY_FSL_IMX8M_PCIE
|
|
|
|
tristate "Freescale i.MX8M PCIE PHY"
|
|
|
|
depends on OF && HAS_IOMEM
|
|
|
|
select GENERIC_PHY
|
|
|
|
help
|
|
|
|
Enable this to add support for the PCIE PHY as found on
|
|
|
|
i.MX8M family of SOCs.
|
2022-03-12 05:22:21 +08:00
|
|
|
|
2022-03-29 20:56:31 +08:00
|
|
|
endif
|
|
|
|
|
2022-03-12 05:22:21 +08:00
|
|
|
config PHY_FSL_LYNX_28G
|
|
|
|
tristate "Freescale Layerscape Lynx 28G SerDes PHY support"
|
|
|
|
depends on OF
|
2022-03-29 20:56:31 +08:00
|
|
|
depends on ARCH_LAYERSCAPE || COMPILE_TEST
|
2022-03-12 05:22:21 +08:00
|
|
|
select GENERIC_PHY
|
|
|
|
help
|
|
|
|
Enable this to add support for the Lynx SerDes 28G PHY as
|
|
|
|
found on NXP's Layerscape platforms such as LX2160A.
|
|
|
|
Used to change the protocol running on SerDes lanes at runtime.
|
|
|
|
Only useful for a restricted set of Ethernet protocols.
|