2021-02-17 12:09:50 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
|
/* Copyright(c) 2020 Intel Corporation. All rights reserved. */
|
|
|
|
|
#ifndef __CXL_PCI_H__
|
|
|
|
|
#define __CXL_PCI_H__
|
2022-02-02 05:07:51 +08:00
|
|
|
#include <linux/pci.h>
|
2022-01-24 08:30:25 +08:00
|
|
|
#include "cxl.h"
|
2021-02-17 12:09:50 +08:00
|
|
|
|
|
|
|
|
#define CXL_MEMORY_PROGIF 0x10
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* See section 8.1 Configuration Space Registers in the CXL 2.0
|
2022-01-24 08:29:00 +08:00
|
|
|
* Specification. Names are taken straight from the specification with "CXL" and
|
|
|
|
|
* "DVSEC" redundancies removed. When obvious, abbreviations may be used.
|
2021-02-17 12:09:50 +08:00
|
|
|
*/
|
2021-02-17 12:09:51 +08:00
|
|
|
#define PCI_DVSEC_HEADER1_LENGTH_MASK GENMASK(31, 20)
|
2021-02-17 12:09:50 +08:00
|
|
|
#define PCI_DVSEC_VENDOR_ID_CXL 0x1E98
|
|
|
|
|
|
2022-01-24 08:29:00 +08:00
|
|
|
/* CXL 2.0 8.1.3: PCIe DVSEC for CXL Device */
|
|
|
|
|
#define CXL_DVSEC_PCIE_DEVICE 0
|
2022-02-02 07:48:56 +08:00
|
|
|
#define CXL_DVSEC_CAP_OFFSET 0xA
|
|
|
|
|
#define CXL_DVSEC_MEM_CAPABLE BIT(2)
|
|
|
|
|
#define CXL_DVSEC_HDM_COUNT_MASK GENMASK(5, 4)
|
|
|
|
|
#define CXL_DVSEC_CTRL_OFFSET 0xC
|
|
|
|
|
#define CXL_DVSEC_MEM_ENABLE BIT(2)
|
|
|
|
|
#define CXL_DVSEC_RANGE_SIZE_HIGH(i) (0x18 + (i * 0x10))
|
|
|
|
|
#define CXL_DVSEC_RANGE_SIZE_LOW(i) (0x1C + (i * 0x10))
|
|
|
|
|
#define CXL_DVSEC_MEM_INFO_VALID BIT(0)
|
|
|
|
|
#define CXL_DVSEC_MEM_ACTIVE BIT(1)
|
|
|
|
|
#define CXL_DVSEC_MEM_SIZE_LOW_MASK GENMASK(31, 28)
|
|
|
|
|
#define CXL_DVSEC_RANGE_BASE_HIGH(i) (0x20 + (i * 0x10))
|
|
|
|
|
#define CXL_DVSEC_RANGE_BASE_LOW(i) (0x24 + (i * 0x10))
|
|
|
|
|
#define CXL_DVSEC_MEM_BASE_LOW_MASK GENMASK(31, 28)
|
2021-02-17 12:09:51 +08:00
|
|
|
|
2022-01-24 08:29:05 +08:00
|
|
|
/* CXL 2.0 8.1.4: Non-CXL Function Map DVSEC */
|
|
|
|
|
#define CXL_DVSEC_FUNCTION_MAP 2
|
|
|
|
|
|
|
|
|
|
/* CXL 2.0 8.1.5: CXL 2.0 Extensions DVSEC for Ports */
|
|
|
|
|
#define CXL_DVSEC_PORT_EXTENSIONS 3
|
|
|
|
|
|
|
|
|
|
/* CXL 2.0 8.1.6: GPF DVSEC for CXL Port */
|
|
|
|
|
#define CXL_DVSEC_PORT_GPF 4
|
|
|
|
|
|
|
|
|
|
/* CXL 2.0 8.1.7: GPF DVSEC for CXL Device */
|
|
|
|
|
#define CXL_DVSEC_DEVICE_GPF 5
|
|
|
|
|
|
|
|
|
|
/* CXL 2.0 8.1.8: PCIe DVSEC for Flex Bus Port */
|
|
|
|
|
#define CXL_DVSEC_PCIE_FLEXBUS_PORT 7
|
|
|
|
|
|
2022-01-24 08:29:00 +08:00
|
|
|
/* CXL 2.0 8.1.9: Register Locator DVSEC */
|
|
|
|
|
#define CXL_DVSEC_REG_LOCATOR 8
|
|
|
|
|
#define CXL_DVSEC_REG_LOCATOR_BLOCK1_OFFSET 0xC
|
|
|
|
|
#define CXL_DVSEC_REG_LOCATOR_BIR_MASK GENMASK(2, 0)
|
|
|
|
|
#define CXL_DVSEC_REG_LOCATOR_BLOCK_ID_MASK GENMASK(15, 8)
|
|
|
|
|
#define CXL_DVSEC_REG_LOCATOR_BLOCK_OFF_LOW_MASK GENMASK(31, 16)
|
2021-02-17 12:09:51 +08:00
|
|
|
|
|
|
|
|
/* Register Block Identifier (RBI) */
|
2021-10-10 00:44:02 +08:00
|
|
|
enum cxl_regloc_type {
|
|
|
|
|
CXL_REGLOC_RBI_EMPTY = 0,
|
|
|
|
|
CXL_REGLOC_RBI_COMPONENT,
|
|
|
|
|
CXL_REGLOC_RBI_VIRT,
|
|
|
|
|
CXL_REGLOC_RBI_MEMDEV,
|
|
|
|
|
CXL_REGLOC_RBI_TYPES
|
|
|
|
|
};
|
2021-02-17 12:09:51 +08:00
|
|
|
|
2022-01-24 08:29:10 +08:00
|
|
|
static inline resource_size_t cxl_regmap_to_base(struct pci_dev *pdev,
|
|
|
|
|
struct cxl_register_map *map)
|
|
|
|
|
{
|
|
|
|
|
if (map->block_offset == U64_MAX)
|
|
|
|
|
return CXL_RESOURCE_NONE;
|
|
|
|
|
|
|
|
|
|
return pci_resource_start(pdev, map->barno) + map->block_offset;
|
|
|
|
|
}
|
|
|
|
|
|
2022-02-02 05:23:14 +08:00
|
|
|
int devm_cxl_port_enumerate_dports(struct cxl_port *port);
|
2022-05-19 07:34:48 +08:00
|
|
|
struct cxl_dev_state;
|
2022-05-19 07:35:17 +08:00
|
|
|
int cxl_hdm_decode_init(struct cxl_dev_state *cxlds, struct cxl_hdm *cxlhdm);
|
2022-07-20 04:52:49 +08:00
|
|
|
void read_cdat_data(struct cxl_port *port);
|
2021-02-17 12:09:50 +08:00
|
|
|
#endif /* __CXL_PCI_H__ */
|
